CA-22

Analog Input Output
Interface Operation Manual

Ohio ScientificMay 1980

TABLE OF CONTENTS

CA-22 Analog Input Output Interface Operation Manual

AN INTRODUCTION TO THE OHIO SCIENTIFIC SIXTEEN PIN I/O BUS	1
CA-15 Board CA-20 Board HEAD END CARDS Bit Switching and Sensing — The CA-21 EPROM Programmer — The CA-23 Prototyping — The CA-24 Accessory Interface — The CA-25 Analog I/O — The CA-22 Summary	1 2 3 4 5 7 8 8 11
CA-22 Overview	12
Logic Control Inputs/Outputs X-Y Scope Plotting HEAD END CARD or Motherboard Installation Artwork Conveniences Summation Software Audio Demonstration	14 14 14 15 15 18 21
Applications Information	28
D/A Converters A/D Converter Scaling Digital Input Codes Digital I/O X-Y Oscilloscope Plotting Adjustments	28 28 31 31 34 35
D/A Offset Adjustments D/A Gain Adjustments A/D Offset Adjustment A/D Gain Adjustment	36 36 36 36
Theory of Operation	38
Analog to Digital Data Acquisition Digital to Analog Conversion	38

Installation	42
Accessory Bus C4P-MF, C8P-DF 48-Pin Motherboard Bus Installation Backplane Power Requirements Power Connections	42 46 50 50
EXAMPLES OF CIRCUITS THAT COULD BE POPULATED ON THE CA-22	5.5
BOARD LAYOUT, SCHEMATICS AND MANUFACTURERS' DATA	56

. . .

AN INTRODUCTION TO THE OHIO SCIENTIFIC SIXTEEN PIN I/O BUS

Ohio Scientific is pleased to introduce a unique new product line - The 16 Pin I/O BUS. With this system, it is possible to add up to eight special function boards while occupying only the backplane slot.

This is made possible by a novel BUS extension method which allows decoding, timing and eight bits of data to be carried on standard, inexpensive 16 pin ribbon cables.

Up to eight inexpensive 16 pin cables with standard DIP connectors may be attached to a single CA-20 board which in turn occupies one slot of the standard Challenger backplane. Alternately, one 16 pin I/O BUS cable may be attached to the CA-15 board at the rear of all C4P and C8P products. Note, in the case of the C4P-MF this allows system expansion beyond the normal four slot backplane.

Currently five HEAD END CARDS are available for interconnection to the system via the CA-20 or CA-15 boards.

Computer Interface to Sixteen Pin I/O BUS

The 16 pin I/O BUS may be attached to your computer via two different boards - the CA-15 or the CA-20. The descriptions of these boards are as follows:

CA-15 Board

The CA-15 board is a standard accessory interface installed on the following Ohio Scientific systems: C4P-MF, C4P-DMF, and C8P-DF.

The CA-15 is mounted at the rear of the computer and contains the following interface connections:

Joystick and numeric keypad
Modem and serial printer
Sixteen PIA lines (normally used for the Home Security
system - AC-17P)
Sixteen Pin I/O BUS

The interconnect for the Sixteen Pin I/O BUS is simply a 16 pin DIP socket. To use the BUS, all that you have to do is attach one end of the 16 pin ribbon cable to the CA-15 board and the other end of the cable to one of the HEAD END CARDS.

Please note that some of the HEAD END CARDS require more power than may be practically carried via the ribbon cable alone. Therefore, some of the cards require auxiliary power supplies.

CA-20 Board

The CA-20 board contains all the necessary logic to decode eight distinct HEAD END CARD interfaces. The actual interconnect, as with the CA-15, is via simple 16 pin DIP sockets and standard 16 pin ribbon cables.

The CA-20 board also requires one slot of your computer's backplane. But remember, from this one slot you gain access to a maximum of eight accessory boards.

The CA-20 is recommended for use in the Ohio Scientific C2 series and C3 series computers. It can also be installed in C4P and C8P series systems with some modification to the CA-15 interface.

Since the logic required for the I/O BUS interface is simple, an additional feature was added to the CA-20 board - a crystal controlled "time-of-day" clock (hardware) subsystem. The operation of the clock, excepting reading time and setting time, is totally independent of the host computer. As a matter of fact, with the included on-board, auto-recharging, battery back-up, your computer may actually be turned off for several months without losing time.

The features of the clock subsystem are as follows:

Hours, minutes, seconds and 1/10 seconds Day of week Day of month Month of year Four Year calendar

If you happen to own (or use) a C2 series or C3 series computer, the CA-20 board can actually control the power cycling of the entire computer when equipped with an optional power sequencer package. This means you can preset a time (month, day, hour, etc.) within the clock subsystem and when that preset time agrees with the actual time, A.C. power is applied to the entire computer system through the power sequencer. At a later time, the system's A.C. power may also be removed and the system shut down under software/clock subsystem control.

For applications where the clock subsystem is not required, the CA-20A will perform all the Sixteen Pin I/O BUS functions associated with full-feature CA-20.

HEAD END CARDS

HEAD END CARDS is a general name used to describe any or all of the special function boards which attach to the Ohio Scientific Sixteen Pin I/O BUS. There are currently five such boards and, with the exception of the CA-22, they will only interface with the computer via the Sixteen Pin I/O BUS.

Please note, as detailed earlier, you must use a CA-15 or a CA-20 board at the "computer end" of the Sixteen Pin I/O BUS to complete the interface.

In the following pages a brief product and application description of the currently available HEAD END CARDS will be presented.

Bit Switching and Sensing — The CA-21

The CA-21 is a 48 line parallel I/O board featuring three 6821 PIAs (peripheral interface adapters) and prototyping/interconnect areas.

The use of PIAs in the design allows for maximum interface versatility as you may configure any one of the 48 I/O lines as either an input or an output. As outputs, each line is capable of driving a minimum of one standard TTL load.

Additional versatility is added because 24 of the lines, when configured as outputs, may simultaneously function as inputs. This feature, although somewhat confusing, is extremely useful for applications such as switch matrix decoding.

Each of the 48 lines is brought out to two foil pads (suitable for wire wrap stakes) as well as a location on one of four 12 pin Molex-type female edge connectors. There are also eight 16 pin DIP socket locations which are intended for use as prototyping areas. Additionally, the 12 PIA "hand-shaking" lines are brought to 12 single foil pads.

The CA-21, with proper buffering, may be used for virtually any computer controlled bit switching or bit sensing application that you can imagine. With a full complement of eight CA-21s interfaced via the CA-20, a total of 384 individually controllable I/O lines are possible!*.

An interesting application using one CA-21 board would be a complete, if somewhat slow, emulation of the standard Ohio Scientific BUS.

A more standard application might be augmenting the standard Home Security System (AC-17P) with "hard-wired" sensors.

One type of sensor you could easily add is a standard window. "perimeter detector". This could be done with commercially available adhesive foil tape. You could then detect a break-in (through a broken window) by sensing a break in the foil tape.

Another useful application you could set up in concert with the AC-12P wireless A.C. Remote Control, might be sensing when a room is entered. You could accomplish this with pressureswitch door mats or door switches. When room entry is detected, the lights could be turned on or, turned off on exit.

If you are designing any sort of dedicated control system, the CA-21 is an ideal choice. You can easily sense many types of input (pressure transducers, flow sensors, switches, etc.) while controlling outputs from a simple single LED display to a network of solid state relays controlling A.C. power.

EPROM Programmer — The CA-23

The CA-23 is an EPROM programmer designed for use with the growing families of 5 volt only EPROMS. With the CA-23 you can program and verify all 1K through 8K byte EPROMS of this type. Note these parts are often identified as 8K - 64K bit EPROMS.

The CA-23 can program (or verify) data in two basic modes - EPROM to/from EPROM or EPROM to/from computer RAM memory.

Additionally, EPROM data may be read directly into the computer's RAM memory.

There are four LED indicators on the CA-23. The first is "SOCKET UNSAFE". This means that a programming voltage is present at the socket and if you insert or remove an EPROM it is likely to be damaged.

The second indicator is "PROGRAMMING". This means that your EPROM is currently being programmed.

The third indicator is "ERROR". This means that somewhere along the line your programming attempt was unsuccessful.

The final indicator is "PROGRAM COMPLETE". This means that your program and verification was successful.

The most intriguing application for this product is the creation of "custom" parts for your computer or peripherals. This could range from a new system monitor to a new high level language. It could even include a new character generator for your CRT or printer. Note, however, tinkering around with the internals of computers and peripherals requires a fairly high degree of technical expertise. Also, most manufacturer's warranties are voided by these types of modifications.

Several OEM (original equipment manufacture) and Research/
Development applications will be immediately obvious to those of
you involved in that work.

The CA-23, as previously mentioned, is designed for use with 1K through 8K byte EPROMS. These parts come in various package styles and have various product names. For example, Intel's 2K x 8 part is the 2716, Texas Instruments' part is known as the 2516.

The CA-23 has both 24 pin and 28 pin zero insertion force sockets for reading, programming and verifying the EPROMS.

Prototyping — The CA-24

The CA-24 is a solderless bread-board designed for prototyping, experimental and educational applications.

The bread-boarding is made up of seven solderless plug-strips of the type manufactured by AP Products. Two of the plug-strips contain a connection matrix of 5 by 54 connections and are used as signal distribution points. Another pair of 96 location plug-strips are for powering the bread-board area. The actual experimenter area is comprised of three plug-strips, each with a 10 by 64 location connection matrix. Additionally, sixteen LED indicators and sixteen DIP switch positions are provided for signal observation and control functions.

Board I/O is via TTL latches and bi-directional PIA perts as well as direct (buffered) data, signal and control lines from the computer BUS. This method allows you to directly interconnect devices such as 6850 ACIAs in addition to doing more "isolated" and/or independent circuits.

The CA-24 also contains a "clock" generator which is continuously variable from approximately 25,000 Hz. through 70,000 Hz. You may also connect the clock to an on-board 16 stage divider chain. This allows division of the fundamental frequency by as little as 2^{l} (2) to as much as 2^{l6} (65,536).

The applications for the CA-24 are primarily prototyping and experimenting. Parts may be inserted and removed from the

terminal strip blocks over and over. Interconnection of parts is accomplished simply with solid, narrow gauge wire jumpers. Errors in design or connection are extremely easy to correct.

The CA-24 lends itself very well to structured experiments that are common in the educational environment. It is an ideal tool to aid in the teaching of computer and computer interface fundamentals.

Accessory Interface — The CA-25

The CA-25 is designed to implement some of the functions normally associated with the CA-15 interface board.

It allows you to directly connect the Home Security System (AC-17P) and/or the Wireless A.C. Remote Control System (AC-12P) to C2 and C3 series computers. Additionally, if you own an older Ohio Scientific computer, you can now easily connect these systems to it.

An extremely useful application of the CA-25 is associated with small business systems. Using the CA-25 with the Home Security System, and perhaps a CA-15V (Universal Telephone Interface with speech synthesizer output), the computer could do payroll, inventory, etc. by day and "guard" the shop by night.

Analog I/O —— The CA-22

The CA-22 is a high speed analog I/O module. Although the CA-22 is classified as a HEAD END CARD, it differs from the rest of the family in that it may also be plugged directly into the computer's standard internal BUS. This allows for maximum flexibility in the use of the CA-22.

The analog input section of the CA-22 consists of a l6 channel analog multiplexer. This means that you may connect up to l6 separate signals directly to the CA-22. Also included is a sample and hold circuit followed by the analog to digital converter circuitry.

The A to D converter is capable of either 8 bit or 12 bit operation. You may select these options under software control.

The accuracy of the converter is plus or minus one in the least significant bit. The stability of the circuit is rated at one millivolt drift per degree Centigrade.

The A to D conversion is extremely fast. It is capable of digitizing up to 66,000 samples per second in the 8 bit conversion mode and 28,000 samples per second in the 12 bit mode. Shannon Sampling Theory states that signals should be sampled at twice the highest frequency present. Therefore, it is possible for you to convert signals with a frequency greater than 30K Hz. Clearly, high fidelity audio is well within the spectrum of the CA-22.

The multiplexer has very high impedance inputs and is capable of accepting inputs in the range of -10 volts through +10 volts. The input is jumper selectable for other settings including a single sided range of 0 through +10 volts.

Due to the indeterminable nature of the actual inputs that you may actually apply to the CA-22, only the multiplexer inputs are brought out. However, a quad op-amp is laid out in foil which you may populate in several different modes to handle some of the more "common" input configurations.

The analog output section of the CA-22 consists of two identical high speed digital to analog converters. Each DAC can convert either 8 bits or 12 bits of data. Data input to the DACs is latched in such a manner that, when in the 8 bit conversion mode, the other four (of the total of twelve) bits are continuously output at a predefined value. You may, of course, define that value under software control.

The output of each DAC is buffered with a high speed opamp capable of changing output voltage at the rate of 20 volts per microsecond. The standard configuration of each output is bi-polar with a voltage swing of -10 volts through +10 volts. This is jumper selectable to allow a uni-polar output of 0 through +10 volts.

Some additional I/O capacity is provided on the CA-22. There are three TTL level inputs and six open collector logic outputs. These are strappable to be either standard TTL level outputs or high-voltage outputs.

You can use the CA-22 for a multitude of analog sensing and/or analog controlling applications.

Using the proper transducers and the 16 input channels, you can monitor the temperature in several zones of a home or office. By extending this system with a CA-21, you could maintain precise temperatures by switching the proper controls on and off.

Another interesting, if somewhat obvious application, is in audio processing. Reverberation, phase shifting and echoing are just a few of the uses you could implement.

If you used blocks of RAM for data storage, other applications such as frequency doubling, etc., could be experimented with.

If you apply more sophisticated software techniques, such as a fast Fourier transform, on stored input data, very elaborate signal processing becomes realizable. Projects such as audio spectrum analyzers and speech recognition experiments are certainly practical. Note, in these types of applications you are likely to find some signal pre-processing in hardware is certainly beneficial - if not totally necessary.

If you employ both DAC outputs and the on-board unblanking circuit, X-Y oscilloscope plotting is an interesting application. By using these techniques and one or more of the analog inputs, you can construct a digital storage scope. Note, both of these applications require that you have access to an oscilloscope capable of X-Y input as well as blanking.

Summary

With the introduction of the 15 pin I/O BUS, Ohio Scientific has opened a new world of interfacing capabilities for both the large and the small computer user.

Systems ranging from totally automated sampling and control stations to complete R/D setups to educational lab stations are now available to you via standard building blocks and standard computer systems.

For pricing and availability, contact your nearest Ohio Scientific dealer.

Overview

The analog I/O (input/output) board is a high performance analog to digital (A/D) and digital to analog converter (DAC) interface board with the following features: 16 channel (multiplexed) 12 or 8 bit A/D (analog to digital converter) with S/H (sample and hold) and very high impedance inputs. The CA-22 Analog I/O (input/output) provides the capability of converting up to 16 channels of continuous signals into discrete digital values which can be processed on your OSI computer. The user's program can scan one channel (PORT) continuously or all sixteen, or any combination, with each individual port selectively converted at 8 or 12 bit resolution, depending on the requirements of the application. High sampling rates with high resolution are available. A resolution of 12 bits (0.025% of full scale reading) or 8 bits (0.4% of full scale reading) may be selected. The software to control data acquisition is very simple and straightforward. Since the conversion is performed completely by the successive approximation type converter, no software conversion routines are required. The user's program

This allows the processor complete freedom during the hardware conversion process to perform other tasks if required. This also allows the use of high level languages such as BASIC as well as machine code routines. The 16 port A/D is strappable to several unipolar (positive excursions from the ground reference) or bipolar (positive or negative excursions) to take full advantage

need only instruct the CA-22 which port and at what resolution.

of the resolution of the converter. The maximum FSR (full scale range) is +10V to -10V (20V peak/peak) at 4.8 millivolt resolution per bit for 12 bit resolution (see chart, Figure 1, in another section of this manual for possible FSR ranges); 8 bit resolution of +/- 10 volts corresponds to 78 millivolt resolution.

Data and control are handled by use of dedicated addresses (device registers) which are treated as memory addresses.

Additionally, three logical input lines and six logical output lines are provided on the J4 connector on the CA-22 board. These logical lines permit convenient interconnection to external circuits. The logic line data is also available in registers for normal programming.

The resolution of the CA-22 board is consistent with many process control and laboratory instrumentation demands; high fidelity audio processing can be easily accommodated with these capabilities.

Two 12 Bit D/A channels (digital to analog converters). Each D/A channel is identical and operates independently of the other. They may be operated directly in either the 8 bit or 12 bit mode at the discretion of the user depending on the resolution required. Each D/A may be independently strapped to several FSR ranges from 5V peak/peak to 20V peak/peak. The FSR range capability is identical to that of the A/D converter as is the bit resolution. Each D/A incorporates a current driven buffer for protection of the A/D and to provide very fast slew rates (voltage change vs time). Each D/A is capable of FSR

voltage swings (-10V to +10V) in less than two millionths of a second (2 microseconds) including switching, slewing and settling time.

Logic Control Inputs/Outputs

Some applications may require logic control of the device the CA-22 is interfaced to, such as servo-drive direction and master enables, tape recorder control, or remote sensor enables. Six logic outputs and three logic inputs have been provided for this reason. The six outputs are latched, negative is true, buffered open collector drivers. These are configured as TTL compatible as shipped from the factory but can be strapped for higher voltage operation (up to 30V) by the user. The three inputs are TTL compatible with termination capability in artwork (user populated resistors).

X-Y Scope Plotting

The CA-22 is provided with circuits to enable X-Y scope plotting by the user. The user must have access to an oscilloscope with X-Y inputs and an intensity or blanking input (usually found on the back of the scope). The two D/A converters provide the X-Y outputs and an output from the CA-22 (unblank) provides the blanking control. Many applications are possible using this technique including a digital or analog storage scope.

HEAD END CARD or Motherboard Installation

The CA-22 is unique compared to other 'HEAD END CARDS' because it can be installed inside the computers card cage connected to the standard bus or outside of it on the OSI accessory bus for "hands on" use. See the installation section for more information.

Artwork Conveniences

In some applications the user may wish to pre-process the incoming analog information (filters, preamplifiers, summing amplifier, etc.) to lighten the load of the processor in "Real Time" or to decrease the complexity of the software required in advanced applications or experiments such as voice recognition, audio processing, etc. An area in artwork is included that provides the interconnections required to construct most of the typical op-amp circuits discussed. Also provided is a prototyping grid for digital or analog circuits the user may deem necessary for the application intended. Parts for these circuits are supplied by the user. Refer to other sections of this manual for more detail.

Summation

The CA-22 is a very accurate, fast analog interface module that can be used in a vast amount of different applications or experiments. The software to control the data acquisition is very simple and in some cases such as continuous (8) bit conversions of only one channel, the software need only read a location to obtain valid and continuously updated A/D information.

The A/D conversion rates 68,000 (8) bit or 28,000 (12) bit conversions per second and the accuracy (+/- 1LS) and the D/A conversion rate of full scale resolution swing in under two microseconds and an error of only (+/- 1LS) certainly would suggest many possible applications to the user. Some of these may be high fidelity audio processing, speech input/output lab, process control or home/business environmental control.

The conversion rates mentioned above are for single port conversion. The conversion rate of each channel when polling the ports will be slightly slower than the conversion rate divided by the number of ports polled. The above rates (68,000 - 8 bit or 28,000 - 12 bit) are a conservative figure. In actual practice the rates should be closer to 30,000 (12) bit and 70,000 (8) bit conversions per second, although these are not guaranteed.

CA-22 I/O ASSIGNMENTS

											:	
02-67	R/W	HEX	DECIMAL	REGISTER	7	9	នា	4	£.	2	٦	3.
Tracks 3			Par T									
S7128 1 0 10	æ	C7ØB	5,0952	DATA	AD11	ADIØ	AD9	ADB	AD7	AD6	ADS	AD4
57129 ELDA	æ	C7Ø9	58953	STATUS/DATA	1=RDY	I/OIN6	I/OIN5	I/OIN4	AD3	AD2	ADI	ADG
57.30 1 500.5	3	C7ØA	59954	CONTROL	1=12 BIT 7=8 BIT	1= EN-INT	Ø=FLAG ENABLE	×	£	MC	MB	NA.
57131	32	C7ØB	5,4955	LOGIC OUT	×	×	OUTS	OUT4	OUT3	OUT2	ouri	OCTUB
2)32	3	C7ØC	5,0956	DAC1-HIGH	110	DIØ	60	D8	7.0	8	25	Z
2020	32	C7ØD	5,6957	DAC1-LOW	×	×	×	×	23	D2	īq	80
5.15 1.00	3	C7ØE	5,0958	DAC2-HIGH	D1.1	D1Ø	60	D8	7 . 0	90	DS	PA
52135 TOTAL	3	C7ØF	5,8959	DAC2-LOW	×	*	×	×	D3	D2	DI	ρģ
				ĺ					•			

R/W = READ ONLY (R) OR WRITE ONLY (W)

SIG NAME = LOGIC OUTPUTS ARE LOW TRUE (\$=1)

Software

The analog to digital converter hardware is configured such that several different modes of data acquisition are available. A flag is provided that is used to inform the user that a new conversion is complete and updated data is available. This flag must always be used in the 12 bit mode and may or may not be used in the 8 bit mode at the discretion of the user.

The flag is necessary in 12 bit operation since a 12 bit word is being processed by an 8 bit machine. If the status register is read and the flag is valid the hardware sets an internal status register which prevents the data buffer from being modified until after the computer has read the second byte. fore, there are no timing considerations that must be observed in this operation other than the order of data acquisition which is the 4LSB's first and the 8 MSB second. The only other consideration in the flag mode is if one or all of the three TTL inputs (which are returned in the status register) are to be used, they must not be independently accessed. That is, the three inputs should be scanned only when reading the status register while looking for a data valid flag; when a valid data flag is returned the digital data can be masked from the analog data and immediately processed or stored. Repeatedly reading the status register, when the data conversion is complete, will result in the most significant bits of data being held constant, i.e. not being updated. For this reason, the sample program #1 is the preferred way to program.

If it is not required by the application, the flag circuitry may be turned off in the 8 bit mode. Reading the A/D information is then done simply by reading a location (\$C708).

Analog input port selection is done by writing to \$C70A.

When scanning ports the flag mode should be used to insure an updated conversion of the selected port is complete. Bits MA to MD=0 would select port 0 and bits MA to MD=15 would select port 15.

If port 2 is to be read using the flag mode, the correct data to store at \$C70A would be \$02 for 8 bit operating and \$82 for 12 bit operation. This value should be stored twice in immediate succession to force a new conversion of the new port. \$C709 would then be read checking D7 for a 1 or valid data flag. When the flag is received, the lower 4 bits of a 12 bit conversion are returned in D0-D3 and in 8 bit conversions these 4 bits are simply ignored. Also during this time, the three TTL inputs are returned in D4-D5 of \$C709.

The most significant (MS) 8 bits of a 12 bit conversion and the 8 bits of an 8 bit conversion are then simply reading \$C708. \$C708 will not be modified by the hardware until it has been read.

EX.1. 12 Bit Mode

Initialize the control register (\$C70A) to 12 bit, enable flag and select port (1X0XXXXX). When valid data is available, D7 of \$C709 will be a one. On the cycle that a valid data flag is received the least significant 4 bits of the conversion are returned in D3-D0, and the most significant 8 bits are available at \$C708, which are latched and will not be updated again until after \$C708 has been read.

EX.2. 8 Bit Mode With Flag

Initialize control register (\$C70A) to 8 bit, enable flag and select port (0X0XXXXX). When valid data is available, D7 of \$C709 will be a one. After the valid data flag is read, the 8 bit conversion data is available at \$C708 and will not be updated until after it is read.

EX.3. 8 Bit Mode No Flag

Initialize control register (\$C70A) to 8 bit, disable flag and select port (0X1X-XXXX). After initializing or any write to \$C70A to change ports a period of at least 20us must be allowed before valid data is available at \$C708. Thereafter, the data will always be valid and updating.


Control of the two 12 bit D/A converters is handled by simply storing data in two buffers for each A/D.

The least significant four bits are stored in a hardware buffer and are not presented to the D/A until the MS eight bits are written. A 12 bit word would be written to DAC1 by writing the LS four bits to \$C70D then the MS eight bits to \$C70C. If 8 bit operation is desired, the LS four bits should be initialized once at the beginning of the program and, thereafter, only the MS eight bits would be written to \$C70C. DAC2 operation is identical, with the LS four bit buffer at \$C70F and the MS eight bit buffer at \$C70E. The DAC order of magnitude is D7=MSB (most significant bit) and D0=LSB (least significant bit).

Audio Demonstration

An interesting experiment or demonstration of the audio processing capability of the CA-22 would be to connect the output of the preamplifier from a radio, tape player, etc., to an input of the CA-22 then one of the D/A outputs to the input of an audio amplifier. A simple program could then be used to simply 'pass' the converted audio data from input to output of the analog board. If good quality audio equipment is used in this experiment the high fidelity capability of the CA-22 will be realized. Connect the preamplifier output to Port #0 at J2 Pin 1 and the ground to J2 Pin 2 (use shielded cable). Connect the audio amplifier to DAC1 at J2 Pin 12 and the ground to J2 Pin 11 (use shrelded cable). The program found in this manual (PROG. 1) should then be executed and the audio adjusted to a suitable level. Prog. 1 instructs the A/D to do 12-bit conversions of the audio signal then transfers the digital encoded audio data to DAC1 for conversion back to audio. This program could be easily modified to perform 8 bit conversions. Change the #\$80 in line 200 to #0 and delete line Both of the above programs use the flag mode. audio processing the flag is not usually required. Prog. 1 to 8-bit mode using no flag change the #\$80 in line 200 to #\$20, delete lines 220, 260, 270, and 280. The label "LOOP" should be inserted in line 290. The FSR (full scale range) of the A/D and D/A may have to be lowered for this experiment.

```
10
                                                         the effective after the effective after the effective after the af
     20
                                                         :4:4t
                                                                                      PROG. 1
     30
                                                         40
                                                         ** A/D D/A SAMPLE PROGRAM **
     50
                                                         ** READ ANALOG INPUT PORT @**
     60
                                                         ** AND OUTPUT TO DAC 1 12 **
     70
                                                         ** BIT RESOLUTION. REPEAT **
     80
                                                         非动物外外外外外外外外外外外外外外外外外外外外外外外外
     90
  100 C708=
                                               ADHIGH=$C708
                                                                                                      A/D MS(8) BITS (D7)=MSB
  110 C709=
                                                  ADLOW =$C709
                                                                                                     A/D LS(4) BITS & FLAG (D0)=LSB
  120 C70A=
                                                 CONTRL=#C70A
                                                                                                     CONTROL REGISTER WRIZONLY
  130 C70C=
                                                DAC1H =#C70C
                                                                                                    D/A(1) MS(8) BITS & WORD STRB
  140 C70D=
                                                  DAC1L =$C70D
                                                                                                     D/A(1) LS(4) BIT BUFFER
  150
  160 4000
                                                                       *=$4000 OBJECT CODE DESTINATION
  170
  180
                                                                       **** INITIALIZE ****
  190
 200 4000 A980
                                                   START LDA #$80
                                                                                                                  12 BIT, FLAG ENABLE, PORT(8)
 210 4002 8D0AC7
                                                                      STA CONTRL
                                                                                                                  INITIALIZE PARAMETERS
 220 4005 8D0AC7
                                                                      STA CONTRL
                                                                                                                  FORCE NEW CONVERSION
230
 240
                                                                       **** MAIN BODY ***
                                                  i
 250
 260 4008 AD09C7
                                                  LOOP
                                                                      LDA ADLOW
                                                                                                                 GET CONVERSION STATUS
 270 4008 10FB
                                                                      BPL LOOP
                                                                                                                 IF (D7)=0 NOT READY
 280 400D SD0DC7
                                                                      STR DAC1L
                                                                                                                 STORE VALID DATA DAC BUFFER
 290 4010 AD08C7
                                                                   LDA ADHIGH
                                                                                                                 GET MS(8) BITS
 300 4013 SD0CC7
                                                                   STR DAC1H
                                                                                                                 AND STROBE DAC W/12 BIT DATA
 310 4016 400840
                                                                     JMP LOGP
                                                                                                                 GO DO IT AGAIN
```



WHEN STATUS REGISTER (SCTDA)
IS READ AND DT=1 (READY)
THE LEAST SIGNIFICANT 4 BITS
OF A 12 BIT CONVERSION ARE
VALID AND RETURNED IN THE
SAME READ CYCLE

```
1.0
                         20
                         :k:4:
                                  PROG. 2
 30
                         40
                         ** A/D D/A SAMPLE PROG. **
                  j
 50
                        ** READ ANALOG INPUT **
 60
                        ** PORT(0) AND OUTPUT TO**
 78
                        ** DAC(1) 12 BIT RESOLU-**
                  į
 80
                  j
                        ** TION, READ INPUT PORT1**
 90
                        ** AND GUTPUT TO DAC(2) **
                  j
100
                        ** 8 BIT RESOLUTION.
                  •
110
                  j
                        ** REPERT ENDLESS LOOP **
120
                        非非非非非非非非非非非非非非非非非非非非非非非非非
                  3
130
                  •
140 C708=
                 ADHIGH=#C708
                                       A/D MS(8) BITS (D7)=MSB
150 C709≖
                 ADLOW =$C709
                                      A/D LS(4) BITS & FLAG (D0)=LSB
160 C70R=
                 CONTRL=#C70A
                                      CONTROL REGISTER WRIZONLY
170 C70B=
                 IOUT ≕$C70B
                                      6 BIT DIGITAL OUT
180 C70C=
                 DAC1H =$C70C
                                      D/A(1) MS(8) BITS & WORD STRB
190 C70D=
                 DAC1L =$C70D
                                      D/A(1) LS(4) BIT BUFFER
200 C70E=
                 DAC2H =$C70E
                                       D/A(2) MS(8) BITS & WORD STRB
210 C70F=
                 DAC2L =$C70F
                                       D/A(2) LS(4) BIT BUFFER
550
230 4000
                         *=$4000
                                       OBJECT CODE DESTINATION
240
250
                         **** INITIALIZE ****
260 4000 A90F
                  INIT
                         LDR #15
                                         INITIALIZE DAC2 LS(4) BITS
270 4002 8D0FC7
                         STA DACEL
                                         TO (09)
280
290
                         **** MAIN BODY ****
300
310 4005 A980
                  START LDA #$80
                                         12 BIT, FLAG ENABLE, PORT(0)
320 4007 202140
                        JSR RDY
                                        SET PORT AND GET RDY FLAG
                        STA DAC1L STORE LS(4) BITS DAC(1)
LDA ADHIGH GET MS(8) BITS PORT(0)
STA DAC1H & STROBE 12 BIT DATA
330 400A 800DC7
340 4000 AD08C7
350 4010 SD0CC7
                        LDA #1

JSR RDY

LDA #1

SET PORT AND GET RDY FLAG

LDA ADHIGH

STA DAC2H

JMP START

STA CONTRL


STA CONTRL

STA CONTRL

STA CONTRL

CHECK CONVERSION

CHECK CONVERSION STATUS
360 4013 A901
370 4015 202140
380 4018 AD08C7
390 401B 8D0EC7
400 401E 4C0540
410 4021 8D0AC7 RDY
420 4024 8D0AC7
430 4027 AD09C7 LOOP LDA ADLOW
440 4029 10FB
                        BPL LOOP
                                         IF D7=0 NOT READY
450 4020 60
                         RTS
                                         WE HAVE VALID DATA! - RETURN
```



```
1 GOTO 10
3:
                   PROG. 3
         D. C.
                 D. V. M PROGRAM USING 574
         CAN ALSO BE USED TO ADJUST GAIN
8 :
         AND OFFSET USING 4 1/2 DIGIT D. V. M.
10 A=50952: REM ADDRESS OF A/D
15 R=20/4096: REM RESOLUTION=20 VOLTS SCALE / 12 BIT(21N)
20 POKEA+2, 128: REM SET UP PORT AND BITS AND ENABLE
23 :
25 FOR LOOP=17020: REM TAKE AVERAGE OF READING TO PREVENT JITTER
30 H=PEEK(A+1): I=H: REM CHECK FOR CONVERSION READY
40 H=HAND128: IFH<>128 GOTO 30: REM IF D7=0 NOT READY
60 J=IAND15: REM GET LS(4) BITS
70 V=PEEK(A): REN GET MS(8) BITS
80 V=V*16+J: V=V*R: REM MULTIPLY BINARY EQUIV. X RESOLUTION=VOLTS(ABS)
90 X=10-Y: YX=YX+X: NEXT LOOP: X=YX/20: REM AVERAGE
95 X=X*1E3: X=INT(X): X=X/1E3: REM WE ONLY WANT 3 DIGIT FRACTION
100 PRINTCHR$(13); TAB(5); X; TAB(13); "YOLTS"; : REM DISPLAY VOLTAGE
110 YX=0: GOTO25: REM CLERNUP AND RESTART
```

574 I/O Assignment

WO-\$C7ØF - DAC2 LOW 4 BITS

WO-\$C7ØE - DAC2 HIGH 8 BITS + WORD STROBE

WO-\$C7ØD - DAC1 LOW 4 BITS

WO-\$C70C - DAC1 HIGH 8 BITS + INTENSITY OUTPUT + WORD STROBE

WO-\$C7ØB - 6 BIT I/O OUT

WO-\$C7ØA - CONTROL REGISTER (MUX., INT., BITS)

 $RO-$C709 - ADLOW - 4 BITS + FLAG = 3T^2L INPUTS$

RO-\$C708 - ADHIGH - 8 BITS + (RESET UPDATE CONTROL)

	7	6	5	4	3	2	1	Ø.	
\$C7Ø9	1=VALTD A/D DATA	IOLN6	IOLN5	IO1N4	AD3	AD2	AD1	ADØ	STATUS/DATA REGISTER
\$C7Ø8	AD11	ADLØ	AD9	AD8	AD7	AD6	AD5	AD4	DATA REGISTER
\$C7ØA	Ø=8 BIT 1= 12 BIT CONVERSION	I ENINT	Ø=FLAG ENABLE	X X	MD MD	MC MC	MB MB	MA MA	CONTROL REGISTER

\$C708 = 50952 \$C70C = 50956

\$C709 = 50953 \$C70D = 50957

\$C70A = 50954 \$C70E = 50958

\$C70B = 50955 \$C70F = 50959

Applications Information

D/A Converters

The Digital to Analog converters are high speed devices capable of FSR swing in under one usecond settling to .01% FSR in two useconds. This includes switching, slewing, and settling time. In most cases, the D/A converter speed will be limited only by the processing speed of the host computer. The loading of the output op-amps should be kept above 1500 ohms during normal operation. The output may be shorted to either supply rail or ground indefinitely without damage to the device.

A/D Converter

The A/D converter is a high speed, highly accurate successive approximation device.

As shipped from the factory the A/D will do approximately 66,000 8-bit and 28,000 12-bit conversions per second. If the application does not require exacting accuracy, the conversion rates may be increased several different ways. The following paragraphs may be used by the technically oriented user to customize the error vs conversion rate for his particular application if so desired.

The A/D converter is comprised of a 16-channel multiplexer, a sample and hold amplifier and the converter itself. The major factors in this sequence of analog acquisition are multiplexer switching time of 1.5 usec (if a new port has just been selected), the sample time of the S/H amp (8 usec @ .01% error) and the actual A/D conversion rate. It can be seen that if any of these factors can be decreased the conversion rate will increase accordingly.

The most obvious way to increase throughput would be to delete the S/H amp entirely and decrease the timing components R85 and C25 to about 1 usec. This would also require a jumper from the sample and hold Pins 8 to 5 after removing the component.

Since the 12-bit conversion takes approximately 25 usec and the 8-bit approximately 5 usec, it can be seen that a dramatic conversion rate increase will be obtained, particularly in the 8-bit mode where the sample time is actually longer than the conversion time. Unfortunately, in most applications, the S/H will be required to prevent the converter from converting one voltage on the MSB's and an unrelated voltage on the LSB's, the error depending on the slew rate of the input vs the conversion rate of the A/D. This type of error can be quite large and is not a recommended tactic in most applications.

Another way to increase the conversion speed slightly less than the previous example but with good accuracy results would be to decrease the sample time allowed the S/H amp. As shipped, the S/H amp is adjusted to an 8 usec window which translates to .01% sample error. If a larger error can be tolerated, this can be adjusted to 6 usec for .1% error or 4 usec for 1% error. Four usec is about the minimum sample window that should be allowed as the percentage of error will increase dramatically with any further increase, unless the hold capacitor is reduced in size accordingly. Consult manufacturer's specifications for these values.

The previous methods are valid in the 8-bit and 12-bit mode. In the 8-bit mode the actual conversion time of the A/D itself may be adjusted. This would be accomplished by substituting the

crystal (X1) with another value. As shipped from the factory, this frequency is 3579545 Hz resulting in an 8-bit conversion time of 5 usec. The maximum recommended substitution would be 4.5 MHz resulting in 4 usec conversion time and an increase in error rate of approximately +/-%LSB.

The convert command one shot (U4H) 800 nsec pulse is used to insure that the sample to hold transient of the sample/hold amp has settled and in no case should this be adjusted below 800 nsec. In applications where the ambient temperature approaches or exceeds 50° C, it may be beneficial to increase this time to 1.2 usec.

As can be seen from the previous discussion, trade offs can be made to increase the speed of data acquisition if slightly more error can be tolerated. Conversely, if greater accuracy is desired, conversion rates can be sacrificed to decrease the error. Although in most applications the 574 is already optimized as shipped from the factory. The sample "window" could be increased with about 10 usec giving the highest degree of accuracy and a 2 MHz crystal substitution for (X1) would increase converter accuracy to its highest capabilities, but resulting in conversion times of 9 usec + 10 usec + 800 ns = 19.8 usec. The resulting accuracy improvement in most applications would not be required.

Scaling

The ADC80 input and DAC80 outputs should be scaled as close to the maximum signal range as possible in order to utilize the maximum signal resolution of the converters.

It is recommended that output voltage ranges -10 to +10V and 0 to +10V not be used if the supply voltages are ever less than the recommended +12V. The output amplifier may saturate if Vsupply -Vout > 2.0V. Refer to Figure 1 for possible scaling ranges and procedures. The 574 is factory configured for (COB) code +/-10V.

Digital Input Codes

Three binary codes are available on the 574 analog interface. They are complementary (logic "Ø" is true), straight binary (CSB) for unipolar input signal ranges, and complementary two's complement (CTC) and complementary offset binary (COB) for bipolar input signal ranges.

Binary

Land Landing Standard

Voltage Range and LSB Values

Voltage Range	Defined As	+/-1ØV	+5V	+/-2.5V	Ø to lØV	Ø to +5V
Code		COB or CTC*	COB or CTC*	COB or CTC*	CSB**	CSB**
One Least	FSR/2 ^N	2ØV/2 ^N	10V/2 ^N	5V/2 ^N	1ØV/2 ^N	5V/2 ^N
Significant	N=8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
Bit	N=12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values ØØØØØØ*** ØI1111 11111Ø	+Full Scale	+1ØV-3/2LSB	+5V-3/2LSB	+2.5-3/2LSB	+1ØV-3/2LSB	+5V-3/2LSB
	Mid Scale	Ø	Ø	g	+5V	+2.5V
	-Full Scale	-1ØV+1/2LSB	-5V+1/2LSB	-2.5+1/2LSB	Ø+1/2LSB	Ø+1/2LSB

^{*}COB = Complementary Offset Binary

***Voltages given are the nominal value for transition to the code specified.

Figure 1.

^{**}CSB = Complementary Straight Binary
*CTC - Complementary Two's Complement. Obtained by using the complement of the most significant bit.

A/D Converter Ranges

Input Range	Code	WЗØ	W31	W27	W28	W29
+/-1ØV*	*COB or CTC	X			X	
+/-5V	COB or CTC		X		X	
+/-2.50	COB or CTC		X	X	X	
Ø to +5V	CSB		Х	X		Х
Ø to +1ØV	CSB		X			x

X = Jumper: All others should be unconnected.
*As shipped from Factory.
Refer to Sheet 2 of Schematics.

Figure 2.

D/A Converter Ranges

Range	Code	Pin 6 Op Amp	Pin 17 D/A	Pin 19 D/A
+/-10V*	*COB or CTC	19 D/A	15 D/A	6 OP-AMP
+/-57	COB or CTC	18 D/A	15 D/A	N.C.
+/-2.5V	COB or CTC	18 D/A	15 D/A	15 D/A
Ø to +10V	CSB	18 D/A	21 D/A	N.C.
Ø to +5V	CSB	18 D/A	21 D/A	15 D/A

*As shipped from Factory.
Refer to Sheet 3 of Schematics.

Figure 3.

Digital I/O

The CA-22 as delivered by the factory has a 6-bit digital output port and a 3-bit digital input port. Both are TTL compatible and may be used in applications requiring logical control or enabling of a device to which the CA-22 is interfaced. If more than three input lines are required or if the signal is not (TTL) compatible and all 16 multiplexed analog inputs are not required in the application, they may be used to 'read' those digital inputs. The absolute maximum input rating (+/-25V) of the multiplexer must be observed in this case.

The 6-bit output port is configured by the factory as TTL compatible. The user may reconfigure this to several different modes of interfacing. $\emptyset.7V$ to +12V interfacing may be accomplished by cutting W-23 and jumpering W-24 or .7 to 3 \emptyset V open collector by cutting out R49-R54. The 74 \emptyset 6 open collector driver is capable of sinking 4 \emptyset MA and will tolerate a high level output voltage up to +3 \emptyset V.

The 6-bit output port may be expanded to 8-bit by populating the prototyping area of the CA-22 if required.

Refer to the software section for Digital I/O techniques of these two ports.

Note that the 6-bit output port is inverted data. UlD may be substituted with a 7407, 7417 or equivalent part if necessary to change to true data.

X-Y Oscilloscope Plotting

An oscilloscope with an X-Y plotting function and intensity input may be used for visual display of the X-Y outputs of the two DACs on the 574. UlC (Sheet 3) is used to control the intensity of the beam.

The interface should be used such that DAC'2 then DAC'1 are updated in that sequence. When DAC'1 is updated U1C Pin 12 one-shot is fired which will be the approximate settling time of DAC'1. After this period U1C Pin 13 is fired and is used to (unblank) the oscilloscope beam. This signal is factory configured for low true blank (positive logic). If your oscilloscope requires high true blank, cut W-39 and jumper W-45. R32 may be used to vary the "unblank" period but in some applications C15 and/or R34 may need optimization by the user for his application or scope persistence.

Adjustments

Although calibration with lower resolution equipment is possible, a 4½ digit D.V.M. should be used for the following procedures.

D/A Offset Adjustments

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB,CTC) configuration, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for that voltage.

D/A Gain Adjustments

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output for the range you have configured. Adjust the gain potentiometer for this positive full scale voltage. Since the gain and offset adjustments affect each other, this procedure may have to be repeated several times to get the best results.

A/D Offset Adjustment

Sweep the input through the end point transition voltage that should cause an output transition to all ones. Adjust the offset potentiometer R4 until the actual end point transition voltage occurs at E off/on. The ideal transition voltage values of the input are given in Figure 1.

A/D Gain Adjustment

Sweep the input through the end point transition voltage that should cause an output transition to all zeros. Adjust

the gain potentiometer R3 until the actual end point transition occurs at E on/off. Figure 1 details the transition voltage levels required.

 ${\tt R60}$ has been provided to facilitate sweeping the analog input voltage during these adjustments.

Since the gain and offset adjustments affect each other, this procedure may have to be repeated several times to get the best results.

Theory of Operation

Analog to Digital Data Acquisition

The ADC is a successive approximation type converter which requires no software overhead during the conversion process. Data acquisition is accomplished in the following manner. Port selection (1 of 16), conversion resolution (8 or 12-bit) and flag/no flag are selected by the user by a write to \$C70A which is decoded as (/FORMAT). This 'word' is latched into U2C which controls the 'format' of the data acquisition. MA-MD select the proper port through the multiplexers UlA and U2A. R1 and R2 prevent excessive current flow through the multiplexer in an overvoltage situation. absolute maximum input should be kept less than +/-25 volts. D1 and D2 prevent more than +/-.75V of the rails of the analog supply voltage grom being applied to the sample and hold (S/H) amplifier. Rll and Rl2 form the offset adjustment network. R5 controls the percentage of adjustment capability of the gain network R5, R6, R7 and R3. Cll prevents noise from being injected into the gain input. C31, C28, C30, C29, C13, C14, C4, C3, C29, C28, C10 and C8 are for power supply decoupling and high frequency filtering. Cl2 is the hold capacitor of the S/H.

A typical cycle involves the following. The one shot U4H causes the S/H to switch to the sample mode for 8 usec. At the end of this period the S/H is switched to HOLD and the one shot U4H Pin 5 is triggered. On the trailing edge of this delay (sample to hold transient settling time) the convert command is generated. At the end of the convert cycle (STATUS) generates

a new sample and the cycle continues. Until the next (CONV) command data is available at (AD11-AD0) and on the first (02) the data is latched into the 12-bit buffer U3B and U3A Sheet 1 by setting U4E Pin 5 (EOC) and U4F Pin 5 (VDF) high which are gated through U4G Sheet 1.

This 12-bit buffer will be updated at the completion of every converter cycle unless (FLAG) is high indicating the program has just read the LS(4) bits and flag at \$C709 (/RL). Unable to update the 12-bit buffer at this time the converter will initiate a new cycle so that 'fresh' and updated information will be available after the program reads the MS(8) bits by reading \$C708 (/RH) and reseting the flag register U4F.

When a new (FORMAT) is generated it must also be assumed that a new port has also been selected. When this occurs a new sample is forced by (/SAMPLE) U5F Pin 8 through U4G Pin 13. (/SAMPLE) also holds the valid data flag circuitry in the reset state so that when the present cycle is completed (VDF) will not be generated which would enable (FLAG). Since the S/H amp has been switched to sample the present conversion is invalid. At the end of this cycle U5F Pin 8 will be reset and at the end of the next cycle which will contain valid data (VDF) may be generated. If the cycle finishes after the sample time, the (CONV) command will be generated by the converter itself through U4F Pin 6 and the end of conversion latch U4E Pin 6. If the cycle finishes before the sample time the converter will stop and the (CONV) command will be generated by the end of the sample one shot period U4H Pin 4. This prevents wasting

up to 25 usec after a (/FORMAT) command before a sample could be taken.

The converter has an internal clock reference that is used in the 12-bit mode. In the 8-bit mode an external clock is provided by the crystal reference X1 and U5E and the internal clock must be switched off by (/8BIT) clock inhibit. U4E Pin 9 is used to sync the external clock to the convert command and divide the clock by two resulting in a 50% duty cycle. The conversion rate can be found by 1/((X1/2)/(BITS+1)). Where X1 is the crystal frequency in hertz, BITS equals number of bits of conversion (8). The 8-bit mode is accomplished by enabling the short cycle feature of the converter at Pin 21. Ten bit conversions could be done by connecting U4C Pin 9 to U2B Pin 28 instead of U2B Pin 36.

Digital to Analog Conversion

Refer to Sheet 3 of schematics. Since both DAC's are identical only DAC'l will be discussed. A 12-bit word is written to the DAC in the following manner. The LS(4) bits are first written to U4B and strobed by (/DAIL) which was decoded by U5G Sheet 1 as a write cycle to \$C70D. Notice that the 12-bit word latched in the 12-bit buffer U4A and U5C is not changed. Therefore, there is no change in the DAC output. To complete the 12-bit write the MS(8) bits are then written to \$C70C which is decoded as (/DAIH). During this write cycle the MS(8) bits are presented by the CPU and the LS(4) bits are presented by U4B to the 12-bit buffer. At the end of

this write cycle the full 12-bit word is latched into the 12-bit buffer and presented to the DAC and the corresponding output change, if any, will be output. It can be seen from this discussion that a true 8-bit mode is inherently present and available. If U4B is first initialized to a predetermined offset or ØV, the MS(8) bits of the 12-bit buffer can then be changed at will with no change in the LS(4) bits as long as no writes are done to \$C7ØD after software initialization.

R82 is required in applications using supplies under +/-15 volts to supply the necessary current for the internal reference of the DAC at Pins 24 and 16 of U5B. C31, C32, C40, C39, C48 and C45 are for power supply decoupling and high frequency filtering. C55 and R93 form a compensation network in the op-amp circuit. R76 in the offset circuit is used to increase the resolution of the offset pot R65. R59 is not installed but may be used in conjunction with a resistor installed at W53 after cutting W53 to form a voltage scaling network. In most cases the output should be scaled using the information given in other sections of this manual. R80 controls the percentage of gain adjustability of the network R72, R71, and R80. Increasing R80 increases the percentage of adjustability. C47 prevents noise from being injected into the gain adjust input.

Installation

Accessory Bus C4P-MF, C8P-DF


Interfacing the CA-22 to the accessory bus on the back of your computer is accomplished by connecting a 16-pin ribbon cable from J5 of the CA-22 to J2 of the accessory bus "HEAD END CARD INTERFACE" on the back panel of the computer. If J2 is presently used to interface to another "HEAD END CARD", a CA-20 may be used to facilitate multiple accessory interfacing or the CA-22 could possibly be installed inside the computer's card cage and directly connected to the standard 48 line bus. If installed on the standard bus in a C8P-DF, the CA-22 must be readdressed to prevent bus contention with the present accessory bus on the 505B based computer. Refer to standard bus installation in this case. To configure the CA-22 for the accessory bus the following must be done:

<u>Install</u>	Delete/Remove
C17-C22	UlF
U2D	U2E
U3E	U5I
U3F	U6G
	U6F
	U6E

Refer to Block 'A' Sheet 1 of schematics and the CA-22 assembly diagram. Cl7-C22 must be installed if they have been removed in a previous configuration. Refer to the power supply requirements section for powering the CA-22 in this configuration.


The CA-22 as delivered from the factory is already set up in this configuration. Each of the above modifications should be

checked before installation anyway. Refer to Figure 4 or Figure 5 for the correct installation of the ribbon cable for accessory bus interfacing.



The second secon

Figure 4.



The second secon

Figure 5.

48-Pin Motherboard Bus Installation Backplane

Interfacing to the 48-pin bus is accomplished by performing the following. Refer to Block 'B' Sheet 1 of schematics and the CA-22 assembly diagram.

<u>Install</u>	Delete/Remove
Ulf	C17-C22
U2E	· U2D
USI	U3E
U6G	U3F
U6F	
U6E	

The three I.C. (integrated circuits) can be removed with a small screwdriver or similar instrument. Alternately pry up on each end (short end with no pins) of the package until it has been "rocked" out of the socket. Be sure that the screwdriver is placed between the package and the socket and not between the socket and the printed circuit board. You should find this to be a very simple operation. C17-C22 must be removed by desoldering or cutting them out with side cutters. The latter is recommended to prevent damage to the board. Installing the six I.C. packages is very simple. Each I.C. has an indentation on one end in a "U" shape. Refer to the CA-22 assembly diagram and install these packages as illustrated. When installing these I.C. packages be very certain that all pins are inserted into the socket. It is possible to bend a pin under the package and it is very difficult to see that this has happened.

Refer to power requirements section for powering the CA-22 in this installation.

CAUTION: Remove power from the computer before proceeding with the following steps. Remove the screws that fasten the cover to the computer, then carefully remove the cover and set aside. On some C2-C3 systems the Molex power connector to the muffin fan(s) must be disconnected before complete removal of the cover. Find a free slot in your card cage to install the CA-22. Install on the standard bus taking great care to align the pins of the CA-22 exactly as required and be certain that the component side of the CA-22 faces in the same direction as the other boards (toward the front). Installation of the CA-20 to the standard bus of the C4P-MF and C4P-DF (not recommended) or C8P-DF which are 505 Rev.B (CPU) based requires that the accessory bus interface on the 505 Rev.B. be disabled. This is very important since improper operation of the CA-20 and/or the accessory bus will be experienced if not done. the 505 Rev.B from the card cage. Pay close attnetion (a quick sketch would be helpful) to any connectors that may have to be removed to get the 505 Rev.B in a suitable position for the following actions. Refer to the assembly drawing in the 505 Rev.B schematics and remove the two integrated circuit packages U4H and U3G. These two packages should be labeled (8T26 or 75136).

Alternately the accessory bus on the 505 Rev.B could be readdressed moving the enable line from U5J Pin 15 to U5J Pin 14 (\$C6XX). This is not recommended since this is an OSI reserved address block and could possibly cause problems if any upgrades are ever added to your system. Also the type of modification should be left to an experienced technician with the proper tools and knowledge.

When this is completed re-install the 505 Rev.B in the computer taking care to replace any connectors previously removed in the exact locations noted before.

Installation in 510 (CPU) based systems is accomplished by simply connecting the CA-22 to the standard bus since there is no present accessory bus in these systems. The exception would be the case of a CA-20 already installed. In this case refer to the CA-20 manual for proper installation.

If the power supply requirements have already been met and the proper I/O connections to the CA-22 are installed then the cover of the computer should be re-installed at this time in the reverse order of removal making sure any ground straps or fans are reconnected. Refer to the power requirements section if not completed at this time.

WARNING: If a CA-12 (96 line interface) has been installed in your system either the CA-12 or the CA-22 must be readdressed to prevent bus contention problems. Alternatively the "HEAD END CARDS" could be connected to a CA-20 for multiple accessory bus interfaces.




Figure 6.

Power Requirements

+5V + 5% @ 750 MA

+11.4V to +16V + 1% @ 100 MA

- (1) -11.4V to -16V + 1% @ 100 MA
- (1) The negative voltage may be substituted with an unregulated negative D.C. voltage if connected as described in the power connections section.

Power Connections

The following section describes the power connections that must be wired to the CA-22. This type of operation is very critical to the board because faulty wiring or power supply connections could cause serious damage to the delicate electronics of the board. For this reason it is advised that only qualified personnel attempt the following actions. The warranty could possibly be voided if this is not done.

The CA-22 requires three voltages for proper operation (listed above). In most cases all three of these should be provided by the user via auxiliary power supplies. The exception is when the CA-22 is installed inside the computer's card cage and connected directly to the standard OSI 48 line bus. In this configuration the +5V and +12V are provided by the system power supplies and no further connections are required except for the -12V voltage. When the system power is used to supply the positive voltages, care should be taken to insure that the maximum capacity of the system supply is not exceeded. Connecting the minus supply is described later.

For installations where the CA-22 is installed as a "HEAD END CARD" the three supplies could be provided several ways. A connector on the CA-22 is provided to facilitate the connection

of these voltages. Any leads of this connector (J7) that are not used must be taped or cut off to prevent them from shorting. +5V + 5% @ 750 MA

The +5V can be routed to an auxiliary supply or to the system supply. This connection should be from J7 Pin 1 or 2 to the positive 5 volts. Two connections are provided so that the user may 'daisy chain' the supply if multiple "HEAD END CARDS" are being installed. The extra lead should be taped or cut off if not used. A ground return must also be connected to the auxiliary supply or the system ground depending on your installation. The digital reference (ground) for this type of installation (accessory bus) is provided through the 16-pin ribbon cable. Refer to the CA-22 schematics (574) Sheet 4.

+11.4V to +16V + 1% @ 100 MA

Although the positive and negative voltage supplies of the CA-22 can be anywhere in the range of the above specifications, they should track. That is, if positive 12 volts is used then negative 12 volts should be used. If the -16V to +16V FSR (full scale resolution) of the board is to be used then the supplies must be at least plus and minus 12 volts. The positive voltage (+12V) J7 Pin 6 should be connected to an auxiliary positive supply or to the +12V supply in your system (if so equipped). The remaining ground wire from J7 must be connected to the system ground or the auxiliary supply ground depending on your installation. This wire must also be 'daisy chained' to the negative supply 'common'.

-11.4V to -16V + 1% @ 100 MA

The negative supply voltage can be obtained several different ways. Refer to Sheet 4 of the CA-22 schematics (OSI 574). Connector J7 Pin 5 is a direct connection to the -12V bus of the CA-22. If a negative regulated auxiliary supply is to be used then it may be connected directly to J7 Pin 5. If this is done the regulator (REG.1) must be removed from the board. The ground return of the negative supply must be connected to the ground of the CA-22. This completes the auxiliary regulated supply connections.

An unregulated negative supply voltage may also be used for the CA-22. This voltage can be from negative 15V to negative 35V absolute maximum and the source must have a current rating of at least 100 MA. This voltage must be connected to the input of the regulator (Pin 3 of REG.1). This can be done by a direct solder connection to the regulator input bus or by cutting the appropriate trace from J7 Pin 5 to the negative 12V bus and jumpering J7 Pin 5 to the input of the regulator. J7 Pin 5 could then be used to route the unregulated negative voltage to the board and then to the regulator. The unregulated supply could be an auxiliary supply or the unregulated negative voltage of the system power supply could be used. In the latter case, great case must be exercised. On Board Supplies

The capability of on board D.C. to D.C. regulator mounting and interconnection is provided on the CA-22. Refer to Sheet 4 of the CA-22 schematics (OSI 574). The D.C. to D.C. regulator (PS3) could be installed to supply the +12V and -12V. If this is done the regulator (REG. 1) must be removed from the board and

PS3 is installed and the CA-22 is mounted to the standard bus in a C8P-DF or similar computer with +12V on the motherboard then +12V connection to the backplane must be cut.

If the negative only D.C. to D.C. converter (PS1) is installed, then the +12V and +5V must still be supplied via the aforementioned methods and REG.1 must be left installed.

If either PSL or PS3 is installed then C9, C64 and C61A should be installed. In either case the +5V supply is used to drive the converters and must be accounted for when determining +5V current requirements.

CA-22 Board OSI 574 I/O Pin Assignments


J2-1 -	AINØ	J3-1 - AIN8	
2 -	AIN1	2 - AIN9	
3 -	GND	3 - GND	
4 -	AIN2	4 - AIN10	
5 -	AIN3	5 - AIN11	
6 -	AIN4	6 - AIN12	
7 -	GND	7 - GND	
8 -	AIN5	8 - AIN13	
9 -	AIN6	9 - AIN14	
10 -	AIN7	10 - AIN15	
11 -	GND	11 - GND	
12 -	DAC1	12 - DAC2	
J4-1 -	GND	J6-1 - SPARE	J7-1 - +5V
2 -	IOIN4	2	J7-2 - +5V
3 -	IOIN5	3	J7-3 - GND
4 -	IOIN6	4	
		7	J7-4 - GND
5 -	/BLANKING	5	J7-4 - GND $J7-512V$
6 -	/BLANKING	5	J7-512V
6 - 7 -	/BLANKING IOUTØ	5	J7-512V
6 - 7 - 8 -	/BLANKING IOUTØ IOUT1	5 6 7	J7-512V
6 - 7 - 8 - 9 -	/BLANKING IOUTØ IOUT1 IOUT2	5 6 7 8	J7-512V
6 7 - 8 - 9 1ø	/BLANKING IOUTØ IOUT1 IOUT2 IOUT3	5 6 7 8 9	J7-512V

AIN(N) = ANALOG INPUT PORT (N)


IOIN(N) = I/O INPUT BIT (N) DIGITAL, NEGATIVE LOGIC

IOUT(N) = I/O OUTPUT BIT (N) DIGITAL, NEGATIVE LOGIC


EXAMPLES OF CIRCUITS THAT COULD BE POPULATED ON THE CA-ZZ




NON-INVERTING AMPLIFIER




SUMMING AMPLIFIER



DIFFERENCE AMPLIFIER




SIMPLE LOW PASS FILTER



SS = PARALLEL RESISTANCE OF.

CURRENT TO VOLTAGE CONVERTER



ELECTRICAL SPECIFICATIONS

MOCEL	ADC89AGZ-12 ADC89AG-12	ADC80AGZ-10	Unite
RESOLUTION	12	10 ADC80AG-10	Bita
INPUT		10	5101
ANALOG INPUTS			
Voltage Ranges - Bipolar - Unipolar	#2.5, ±		y
- Ompour Impedance (Direct Logut)	0 to +5, () to +{0	Ÿ
0 to +5V, ±2.5V	2.	5	kα
0 to +10V, ±5V ±10V	3		kΩ
DIGITAL IMPUTS"		<u> </u>	kΩ
Convert Command	Positive Pulse 10 2µsec Wide (ma		
1 mais 1 mais	(ii	-	Ĭ
Logic Loading External Clock	!		TTL Lond
TRANSPER CHARACTERISTICS			TTL Load
ERROR	 		
Gain Error ^{LB}	±0.		%
Offset Error ⁱⁿ - Unipoler - Bipoler	#0.0	_	% of FSR ¹²
Linearity Error (max)**	±0.012 ±0.	1 ±0.048	% of FSR % of FSR
Inherent Quantization Error	±1/	2	LSB
Differential Linearity Error No Missing Codes Temp. Range	0 to +50 ±1/		LSB
Power Supply Sensitivity	0.00 730	0 to +70	℃
±15V +5V	±0.00		% of P5R/%V,
DRIFT	±0.00	15:	% of FSR/%V.
Specification Temperature Range	-25 to	14C	+c
Total accuracy, bipolar (max) ⁽¹⁾	+21		2°\mee
Gain, (max) Offset - Univolar	±30		ppm/°C
- Sipolar, (max)	±3		ppm of FSR/°C
Linearity, (max)	±3	,	ppm of FSR, C
Monotonicity CONVERSION SPEED(max)**	GUARAN	TEED	PP 42:1304, C
OUTPUT	25	21	utet
DIGITAL DATA	 		
ail codes complementary)		•	j
Parailel			
Output Codes** - Unipolar - Bipolar	CSE		
Output Drive	COR	.rc	TTL Loads
Serial Data Codes (NRZ) Output Drive	CSR, C	QB	
Status	Logic *1" during		TTL Loads
Status Output Drive	2	CONVERSION	TTL Loads
Internal Clock Clock Output Drive	١ .]	
Frequency ^[7]	2 \$00		TTL Londs kHz
NTERNAL REF. VOLTAGE	6.3		V
Max. External Current (with no degradation of specifications)			•
Tempoo of Drift (max)	290° ±20°	1	μ Α ppm/°C
OWER REQUIREMENTS			ppm/ C
Rated Voltages Z models	±15, 7		V
Range for Rated Accuracy	±12. + 4.75 to 5.25 and ±		Ÿ
Z models	4.75 to 5.25 and ±	10.8 to ±16.0	V V
Supply Drain +15V or +(2V	+20		mΑ
-15V a= 12W	-20	[mА
-15V or -12V 	∔7 6		
+5V EMPERATURE RANGE	+70		MA
+5V EMPERATURE RANGE Specification	-25 to +		'C
		00	


- 84.50 DTL/TTL compatible i.e., Logic "0" = 0.8V max, Logic "1" = 2.0V min for inputs and for digital outputs.
 Logic "0" = +0.4V max and "1" = 2.4V min.
 FSR means Full Scale Range - for example, unit connected for ±10V range has 20V FSR.

- Adjustable to zero with external trimpots.
 Error shown is the same as ±1/2 LSB max for resolution of A/D converter.
- 5. Conversion time with internal clock.
- CSB Complementary Straight Binary.
 COB Complementary Offset Binary.
 CTC Complementary Two's Complementary.
- 7. For conversion speeds specified.
- 8. Includes drift due to linearity, gain, and offset drifts.

MECHANICAL MILLIMETERS MIN MAX 1,760 43,18 1,120 1.160 28.46 5.84 .919 0.53 DIBAB ODT. 2.54 BABIC ,130 2.79 3.30 N .010

PINS: Pin meterial and picting composition conform to method 2003 (Solderability) of MII-Std-883 (except persgraph 3.2). CASE: Ceramic MATING CONNECTOR: 2302MC - Set of two 16-pin strips 37 per set. WEIGHT: 13 grams (0.46 oz).


Connection Diagram TOP VIEW



- 1 Bit 6 2. Bit 5 3. Sit 4 4 5 tt 3 3 Sit 2 4 5 tt 1 (MSB) 7. 5V Analog Swit 8. Bit 1 (MSB) 10. Digital Commer 11 Comparator IN 12 Bacoles Offset 13. Rt 10V Range 15 Analog Commo 16. Gem Aduss .

- 32. Sit 7
 31. Sit 8
 30. Sit 9
 29. Sit 10 (LSS-10 Sits)
 29. Sit 10 (LSS-10 Sits)
 27. Sit 12 (LSS-12 Site)
 25. Serial Out
 25. 18V or -12V IZ Mode
 24. Ref Out (-6.3V)
 23. Clock Dut
 22-Sterue
 23. Short Cycle
 20. Clock Inhub
 19. Sitermal Clock
 16. Convert Command
 17. -15V or -12V IZ Mode

TYPICAL PERFORMANCE CURVES






FIGURE 4. Differential linearity error vs conversion time.




FIGURE 5. Gain drift error (% of FSR) va temperature.





FIGURE 6. Power supply rejection vs power supply ripple frequency.



o wighter

DEFINITION OF DIGITAL CODES

PARALLEL DATA

Three binary codes are available on the ADC80 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary two's complement (CTC) and complementary offset binary (COB) for bipolar input signal ranges.

Table I describes the LSB, transition values and code definitions for each possible ADC80 analog input signal range for 8, 10 and 12 bit resolutions.

SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line of the ADC80; they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occuring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

Sinary (BIN) Output	INPUT VOLTAGE RANGE AND LSS VALUES					
Analog Input Voltage Range	Defined As:	±10V	+ 5 0°	±2.5V	0 to +10V	0 to +5V
Code Designation		COS or CTC*	COS or CTC*	COB or CTC*	CSB **	csa · ·
One Least Significant Bit (LSB)	#\$R 2n n = \$ n = 10 n = 12	20V 2 ⁿ 78.13mV 19.53mV 4.88mV	10V 20 38.06mV 9.77mV 2.44mV	5V 2n 19.53mV 4.88mV 1.22mV	10V 20 39.06mV 9.77mV 2.44mV	5V 2fi 19.53mV 4.88mV 1.22mV
Transition Value: MSB LSB 000006 *** 011111 111116	+Full Scale •Mid Scale -Full Scale	+10V-3/2LSB 0 -10V +%LSB	+6V -3/2LS8 0 -6V +%LS8	+2.5V -3/2LSB 0 -2.5V +%LSB	+10V -3/2L58 +5V 0+%L58	+5V -3/2LSB +2.5V 0 +%LSB

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

DISCUSSION OF SPECIFICATIONS

The ADC80 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors and conversion speed effects on accuracy. The ADC80 is factory trimmed and tested for all critical key specifications.

GAIN AND OFFSET ERROR

Initial GAIN and OFFSET errors are factory trimmed to $\pm 0.1\%$ of FSR ($\pm 0.05\%$ for unipolar offset) at 25°C. These errors may be trimmed to zero by connecting external trimpotentiometers as shown on page 6.

ACCURACY DRIFT VS TEMPERATURE

Three major drift parameters degrade A/D converter accuracy over temperature; they are gain, offset and linearity drift. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum-squared (RSS) or 1σ errors as follows:

RSS =
$$\sqrt{eg^2 + eo^2 + ee^2}$$

where eg = gain drift error (ppm/°C)
 eo = offset drift error (ppm of FSR/°C)
 ee = linearity error (ppm of FSR/°C)

For unipolar operation, the total RSS drift is ±30.3ppm/°C.

ACCURACY VS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC80 are shown in Figures 3 and 4.

The ADC80 conversion speeds are specified for a maximum linearity error of $\pm \% LSB$ and a differential linearity error of $\pm \% LSB$ with the internal clock. Faster conversion speeds up to $23\mu s$ for 12 bits, $12\mu s$ c for 10 bits and $6\mu s$ for 8 bits are possible with an external clock (see page 7).

POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect the accuracy of the ADC80. The ADC80 power supply sensitivity is specified for ±0.003% of FSR/%Vs for ±15V (±12V) supplies and ±0.0015% of FSR/%Vs for +5V supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with the ADC80. See layout precautions and power supply decoupling on page 6.

LAYOUT and OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected internally in the ADC80 but should be connected together as close to the unit as possible, preferably to a large ground plane under the ADC80. If these grounds must be run separately, use wide conductor pattern and a $0.01\mu\text{F}$ to $0.1\mu\text{F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. Analog and digital +5 volt supplies are also not connected internally; they should be connected together at the unit as shown below in Figure 7 (Pins 7 and 9).

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with rantalum or electrolytic type capacitors as shown in Figure 7 to obtain noise free operation. These capacitors should be located close to the ADC80. $1\mu F$ electrolytic type capacitors should be bypassed with $0.01\mu F$ ceramic capacitors for improved high frequency performance.




FIGURE 7. Recommended power supply decoupling.

INPUT SCALING

The ADC80 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 8 for circuit details.




FIGURE 8. ADC80 Input scaling circuit.

Input Signal Range	Output Code	Communt Pin 12 To Pin	Connect Min 14 Ta	Connect Input Signal To
±10V	COS or CTC	111	input Signal	14
±5V	COS or CTC	11	Open	13
±2.5V	COB or CTC	111	eso 11	13
0 to +6V	CS B	1 18	Fig. 1.1	13
0 to +16V	ÇSB	15	Open	13

TABLE II. ADC80 Input scaling connections.

Optional External Gain and Offset Adjustments

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC80 as shown in Figures 9 and 10. Multiturn potentiometers with 100ppm/ $^{\circ}$ C or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from 10 k Ω to 100 k Ω . All resistors should be 20% carbon or better. Pin 16 (Gain Adjust) may be left open if no external adjustment is required.

ADJUSTMENT PROCEDURE

OFFSET - Connect the OFFSET potentiometer as shown in Figure 9. Sweep the input through the end point transition voltage that should cause an output transition to all ones.

Adjust the OFFSET potentiometer until the actual end point transition voltage occurs at E_{IN}^{OFF} The ideal transition voltage values of the input are given in Table I.




FIGURE 9. Two methods of connecting optional offset adjust with a 0.4% of FSR range of adjustment.

GAIN - Connect the GAIN adjust potentiometer as shown in Figure 10. Sweep the input through the end point transition voltage that should cause an output transition to all zeros.

Adjust the GAIN potentiometer until the actual end point transition voltage occurs at E ON.

Table I details the transition voltage levels required.






FIGURE 10. Two methods of connecting optional gain adjust with a 0.6% range of adjustment.


CONNECTION DIAGRAMS






NOTES:

- 1. 3kf) for GCD models, 5kf) for CBI models.
- 2. If connected to+Vs, which is permissible, power dissipation increases 200mW.
- 3. CBI model, 2kΩ; CCD model, 0Ω and pin 20 has no internal connection.
- 4. 6.3kΩ resistor internally grounded on CCD models.
- 5. Resistor required only for Z models, see "Operating Instructions".





WEIGHT: 8.4 grams (0.3 oz.)

HERMETICITY: Conforms to method 1014 condition C step 1 (fluorocarbon) of MIL-STD-863 (gross leak).

··· properties of the control of the

DISCUSSION

DIGITAL INPUT CODES

The DAC30 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, CTC or COB.

TABLE I. Digital Input Codes.

	DIGITAL INPUT	AN	ALOG OUTP	ur .
<u> </u>	MSB LSB	CSB Compt. Straight Binary	COB Compl. Offset Binary	CTC* Compi. Two's Compi.
CRI Models	11111111111 100000000000 01111111111 000000	+Full Scale +1/2 Full Scale Mid-scale - ILSB Zero	+Fuil Scale Zero -I LSB -Fuil Scale	-LSB -Full Scale +Full Scale Zero
CCD Models	MSB LSB 0110 0110 0110 1111 1111	Complementer	CCD y Coded Decis +Fuil Scale Zero	nal - 3 Digita
* i	IVER the MSB of the	COS code with an	external invert	r to obtain

ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than ±1/2LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of ±1/2LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0°C to +70°C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC80 model at 0°C, +25°C and +70°C; 2) calculating the gain error with respect to the 25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C and +70°C. The maximum change in Offset is referenced to the Offset

at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).




FIGURE 1. Full Scale Range Settling Time vs Accuracy

Voltage Output Models: Three settling times are specified to ±0.01% of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output Models: Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10Ω to 100Ω and 1000Ω to 1875Ω . Internal resistors are provided for connecting nominal load resistances of approximately 1000Ω to 1800Ω for output voltage range of $\pm 1V$ and 0 to -2V. See Table IV.

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain; specified accuracy. The maximum compliance voltage of all current output models is ±2.5V. Maximum safe voltage swing permitted without damage to the DAC80 is ±5V.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in

either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) has a tolerance of $\pm 5\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to $200\mu A$. An external buffer amplifier is recommended if this reference will be used to drive other system components.

OPERATING INSTRUCTIONS

±12 VOLT SUPPLY OPERATION

The Z models will operate with supply voltages as low as ± 11.4 V. For operation with supplies less than ± 14 V an external resistor must be connected between the positive supply and pin 24. This provides additional current required by the internal reference. The required resistor value for supply voltages of ± 11.4 V to ± 12.6 V is 2.0k Ω and for supplies of ± 12.6 V to ± 14 V is 3.9k Ω .

It is recommended that output voltage ranges -10V to \pm 10V and 0 to \pm 10V not be used with the Z model if the supply voltages are ever less than the recommended \pm 12V. The output amplifier may saturate if $|V_{\text{supply}}| - |V_{\text{out}}|$ max $|V_{\text{supply}}| - |V_{\text{out}}|$ max $|V_{\text{supply}}| - |V_{\text{out}}|$ must codes. Except for operation at lower supply voltages, the DAC80Z and DAC80 operation is identical.

POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors (14F tantalum or electrolytic recommended) should be located close to the DAC80. Electrolytic capacitors, if used, should be paralleled with 0.01μ F ceramic capacitors for best high frequency performance.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in the connection diagrams and adjust as described below. TCR of the potentiometers should be $100 \text{ppm}/^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $33 \text{M}\Omega$ resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in each case. The Gain Adjust (pin 23) is a high impedance point and a $0.001 \mu\text{F}$ to $0.01 \mu\text{F}$ ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figures 4 and 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A converters.

Offset Adjustment: For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.




FIGURE 3. Equivalent Resistances.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagrams for offset adjustment connections.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

CURRENT OUTPUT MODELS

The equivalent output circuit and resistive scaling network of the current model differ from the voltage model and are shown in Figures 7 and 8. Instructions for using the DAC80-XXX-I with a resistor or an external op amp follow. External R_{LS} or R_{LP} resistors are required to produce exactly 0 to -2V or ± 1 V output. TCR of these resistors should be ± 100 ppm/°C or less to maintain the DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




FIGURE 7. Internal Scaling Resistors.

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm 1\,\mathrm{V}$ or 0 to -2V. These resistors (R_{Ll}) are an integral part of the DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external R_L (or R_F) resistors should have a TCR of ± 25 ppm/°C or less to minimize drift. This will typically add ± 50 ppm/°C + the TCR of R_L (or R_F) to the total drift.




FIGURE 8. DAC80 Current Model Equivalent Output

DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $R_L = R_{LI} + R_{LS}$, connected as shown in Figure 9 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \qquad \left(\frac{15k\Omega \times R_L}{15k\Omega + R_L}\right)$$

Where R_L max = 1.36k Ω and V_{OUT} max = -2.5V

To achieve specified drift, connect the internal scaling resistor (R_{Li}) as shown in Table IV to an external metal film trim resistor (R_{Li}) to provide full scale output voltage range of 0 to -2V. With $R_{Li} = 0$, $V_{OUT} = -1.82V$.

CCD Input Code: Connect the internal scaling resistors as shown in Table IV and add an external metal film




FIGURE 9. Equivalent Circuit DAC80-CBI-1
Connected for Unipolar Voltage Output
with Resistive Load.

TABLE IV. DAC80-XXX-I Resistive Load Connections.

engagenteen om de grant in in	!	Internal	1% Me	tai Film	_ · · · · · · · · · · · · · · · · · · ·	Lu Connectio	ritis	Reference		Bipoier Offse	t
Digital Input Codes	Output Range	Resistance Ru	External R _{Ls}	Resistance Re-	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	Res	R _{LP}
CSB	0 to -2V	0.968kΩ	105£1	N/A	20:	19 & R.s	15	24 3 (Com (21)	Between Pin 18 & Com (21)	N/A
CCD	0 to -2V	I.875 <u>kΩ</u>	N/A	36.5kΩ	19	Com (21)	N.C.	24	7. N.C.;	N/A	Between Pin 15 &
COBorCTC	,±1V	1.2kΩ	90.90	N/A	18	13	Res	24	15	Pin 20 & Com (21)	21 N/A

resistor (RLP) in parallel as shown in Figure 10 to obtain a 0 to -2V full scale output voltage range for CCD input codes:

With
$$R_L = \frac{R_{LI} \times R_{LP}}{R_{LI} + R_{LP}}$$

$$V_{OUT} = -1.25 \text{mA} \left(\frac{15.6 \text{k}\Omega \times R_L}{15.6 \text{k}\Omega + R_L} \right)$$
If $R_{LP} = \infty$, $V_{OUT} = -2.08 \text{V}$




FIGURE 10. DAC80-CCD-1 Connected for Voltage-Output with Resistive Load.

DRIVING A RESISTOR LOAD BIPOLAR

The equivalent outtut circuit for a bipolar output voltage range is shown in Figure 11, $R_L = R_{LI} + R_{LS}$, Vour is determined by:

$$V_{OUT} = \pm i \, \text{mA} \, \left(\frac{R_L \times 4.44 k\Omega}{R_L + 4.44 k\Omega} \right)$$
Where $R_L \text{ max} = 5.72 k\Omega$

$$V_{OUT} \text{ max} = \pm 2.5 V$$

To achieve specified drift, connect the internal scaling resistors ($R_{\rm LI}$) as shown in Table IV for the COB or CTC




FIGURE II. DAC80-CBI-I Connected for Bipoiar Output Voltage with Resistive Load.

codes and add an external metal film resistor (R_{LS}) in series to obtain a full scale output range of ± 1 V.

With
$$R_{LS} = 0$$
, $V_{OUT} = \pm 0.944 V$.

DRIVING AN EXTERNAL OF AMP

The current model DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. See Figure 12.

where lour is the DAC30 output current and R_F is the feedback resistor. Using the internal feedback resistors of the current model DAC30 provides output voltage ranges the same as the voltage model DAC30. To obtain the desired output voltage range when connecting an external op amp, refer to Table V.

TABLE V. Voltage Range of Current Output DAC80.

Output Range	Digical Input Codes	Connect (A) to	Counsett Pin 17 to	Connect Pin 19 to	Conect Pla 16 to
±10V	COB or CTC	19	is	②	24
±≤V	COB or CTC	18	15	N.C	24
±2.5V	COB or CTC	18	15	15	24
9 to +10V	CSB	18	21	N.C.	24
0 to +5V	CZB	18	21	15	24
0 to +10V	් ෆා	19	N.C.	⊘	24




FIGURE 12. External Op Amp - Using Internal Feedback Resistors.

THE FALL SERVICE

OUTPUT LARGER THAN 20V RANGE AND THE PARTY

For output voltage ranges larger than ±10V, a high voltage op amp may be employed with an external feedback resistor. Use lour values of ±1 mAnfor bipolar voltage ranges and -2mA for unipolar voltage ranges. See Figure 13. Use protection diodes when a high voltage op amp is used.

The feedback resistor, Rs. should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the

lack of temperature tracking between R_F and the internal scaling resistor network. This will typically add 50 ppm/°C + R_F drift to total drift.




FIGURE 13. External Op Amp - Using External Feedback Resistors.

COMPUTING TOTAL ACCURACY OVER TEMPERATURE

The accuracy drift with temperature of a DAC80 consists of three primary components: Gain drift, unipolar or bipolar offset drift, and linearity drift. To obtain the worst case accuracy drift, most users would assume that all drift errors are random and would simply add them algebraically. However, the worst case accuracy drift for a DAC80 operating in the bipolar mode is about one-half of the algebraic sum of the individual drift errors.

To explain this fact, it is necessary to consider the unipolar and bipolar modes of operation separately. Note that the linearity drift of both modes is negligible. (Total linearity error is less than $\pm 1/2$ LSB over 0°C to ± 70 °C.)

In the unipolar mode of operation, offset drift (±1 ppm/°C) is due primarily to voltage offset drift of the output op amp and, to a lesser extent, to the leakage current through the quad current switches. Gain drift consists of several components: 1) ±10 ppm/°C due to ratio drift of current weighting resistors to the reference resistor and current switch V_{BE} to the reference transistor (refer to Model 4550 data sheet); and 2) ±20 ppm/°C due to the zener reference. The sum of these two components, ±30 ppm/°C, is the maximum gain drift.

Because the parameters described could all drift in the same direction, the worst case accuracy drift in the unipolar mode is simply the sum of the components, or ±31,ppm/3C/

In the bipolar mode the major portion (67%) of gain drift is dual to the gener reference. The gain and offset drifts caused by leference drift are always in opposite and or aut to accompany

directions. Therefore, the accuracy drift will be the difference rather than the sum of these drifts.

First, consider the effect of reference variations on offset drift. Figure 14 shows a simplified circuit diagram of a DAC80 operating in the bipolar mode with all bits off. The current switch leakage current is negligible, so

V-full scale =
$$-\frac{R_F}{R_{BFO}} \times V_{REF}$$

= $-\frac{10k\Omega}{6.3k\Omega} \circ 6.3V = -10V$




FIGURE 14. Simplified Diagram of DAC80 with "All Bits Off" Operating in Bipolar ±10V Range.

This equation shows that if V_{REF} increases, the output voltage will decrease and vice versa. If the V_{REF} drift is +20 ppm/°C, this is equivalent to (+20 ppm/°C) x $(+6.3\text{V}) = +126\mu\text{V}/\text{°C}$. This will result in a voltage drift at the amplifier output of

$$\frac{\Delta V_{-PS}}{\Delta T} = -\frac{R_F}{R_{BPO}} \cdot \frac{\Delta V_{REF}}{\Delta T}$$
$$= -\frac{10k\Omega}{6.3k\Omega} \cdot 126\mu V/^{\circ}C = -200\mu V/^{\circ}C.$$

Since the DAC80 is operating in the $\pm 10V$ range this is equivalent to $(-200 \mu V/^{\circ}C) + (20V \text{ range}) = -10 \text{ ppm of FSR/}^{\circ}C$.

Now consider the effect of reference changes on gain drift. When all the bits are turned on it can be shown that:

$$\frac{\Delta V_{\text{FULL SCALE}}}{\Delta T} = + \frac{R_F}{R_{\text{BPO}}} \cdot \frac{V_{\text{RSF}}}{\Delta T}$$

$$= + \frac{10 \text{k}\Omega}{6.3 \text{k}\Omega} \cdot 126 \mu \text{V/°C} = +200 \mu \text{V/°C}$$
and
$$\frac{+200 \mu \text{V/°C}}{20 \text{V Range}} = +16 \text{ppm/°C of FSR}.$$

This result indicates that the drift of the minus full scale voltage will be equal in magnitude to, and in the opposite direction of, the drift of the plus full scale voltage and that zener reference variations have virtually no effect on the zero point (see Figure 15). This equation also indicates that the gain drift is equal to the Vass drift in ppm/°C, and the magnitude of the minus full scale drift and plus full scale drift is equal to one-half of the Vass drift.




FIGURE 15. (a) Effect of a Positive Reference Drift on the Ideal D/A Transfer Function; (b) Error Distribution Due to Reference Voltage Drift in a DAC80.

Using this relationship, the worst case accuracy drift for a bipolar DAC80 can be computed. The maximum TCR of the zener reference is ±20ppm/°C. The gain drift due to the reference then is also ±20ppm/°C. The full scale drift and bipolar offset drift are each half that amount or ±10ppm/°C. The maximum gain and offset drifts of the DAC80, exclusive of the reference, are ±10ppm/°C and ±5ppm/°C respectively. Adding this to the full scale drift due to the reference gives a worst case total accuracy drift of ±25ppm/°C. (Random drifts, which these are, can be in the same direction, so they add directly.) This is much less than the total drift obtained by simply adding the maximum gain and bipolar offset drifts (±45ppm/°C). The maximum zero point drift is equal to one-half of the gain drift exclusive of the reference plus the offset drift exclusive of the reference, or ±10ppm of FSR/*C.

The DAC80 is specified over a 0°C to +70°C temperature range giving a maximum excursion from room temperature (+25°C) of 45°C. Assuming that gain and offset errors have been adjusted to zero at room temperature,

total worst case accuracy error

- Linearity error + Accuracy drift x ΔT
- = $\pm 0.01\% + \pm 25$ ppm/°C (45°C)(100)
- $=\pm0.12\%$:

total worst case bipolar zero point error

- = Bipolar zero drift x AT
- = ±10ppm of FSR% (45°C)(100)
- $=\pm0.045\%$.

ORI Daceo	DERING INFORMATIO	N x
Low Cost 12-Bit D/A Converter Family Example: DAC80-CBI-V Binary DAC80 with voltage output	Z = Wide Supply INPUT CODE Range CBI = Complements Blank = Standard 12-bit binary CCD = Complementa 3-digit BCD	I = Current
	PRICES	200.00
MODEL	1-24	100 - 249
DACSO-CBI-V DACSO-CCD-V DACSO-CCD-V DACSOZ-CBI-V DACSOZ-CBI-V DACSOZ-CCD-V DACSOZ-CCD-V	\$28.50	\$19.50 18.50 19.50 18.50 20.50 19.50 20.50

The information in this publication has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible informations of omissions.

Prices and specifications are subject to change without nestee. No pagent rights are granted to any of the circuits described herein.

TYPICAL PERFORMANCE CURVES V = V = (5V Settling to 1 mV APERTURE TIME (ms) AVIN = 10V 12 LOC 100 125 150 AMBIENT TEMEPRATURE (°C) 25 50 HOLD CAPACITOR AMBIENT TEMPERATURE (°C) FIGURE 1. Aperture Time FIGURE 2. Charge Offset FIGURE 3. Sample-to-Hold Transient Settling Time ACQUISITION TIME (44) ليداري عبر 10.0 جو 2000 0.01 HOLD CAPACITOR (µF) HOLD CAPACITOR FIGURE 4. Output Droop Rate FIGURE 5. Acquisition Time FIGURE 6. Output Noise TA # 25°C CHARGE OFFSET (NORMALIZED) Rt = 10k MINUS VOUT (MV) INPUT SLEW RATE (V/ms) V_{IN} (V) INPUT VOLTAGE (V) FIGURE 7. Dynamic Sampling Error FIGURE 8. Gain Error FIGURE 9. Charge Offset FREQUENCY (Hz) AMBIENT TEMPERATURE (OC) FIGURE 10. Power Supply Rejection FIGURE 11. Input Bias Current FIGURE 12. Feedthrough Rejection (Hold Mode)

DISCUSSION OF SPECIFICATIONS

THROUGHPUT-NONLINEARITY is defined as total Hold mode, non-adjustable, input to output error caused by charge offset, gain non-linearity, one millisecond of droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by offset and gain adjustments. Throughput nonlinearity is tested with a 1000 pF holding capacitor, 10 volt input changes, 10μ sec acquisition time, and one millisecond Hold time.

GAIN ACCURACY is the difference between INPUT and OUTPUT voltage (when in the Sample mode) due to amplifier gain errors.

DROOP RATE is the voltage decay at the output when in the Hold mode due to storage capacitor, FET switch leakage currents, and output amplifier bias current.

FEEDTHROUGH is the amount of the input voltage change that appears at the output when the amplifier is in the Hold mode.

APERTURE TIME is the time required to switch from Sample to Hold. The time is measured from the 50% point of the mode control transition to the time at which the output stops tracking the input.

ACQUISITION TIME is the time required for the Sample and Hold output to settle within a given error band of its final value when the mode control is switched from Hold to Sample.

CHARGE OFFSET is the offset that results from the charge coupled through the gate capacitance of the switching FET. This charge is coupled into the storage capacitor when the FET is switched to the "hold" mode.




FIGURE 13. Sample-Hold Errors

OPERATING INSTRUCTIONS

EXTERNAL CAPACITOR SELECTION

Capacitors with high insulation resistance and low dielectric absorption, such as teflon, polystyrene or polypropylene units, should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize AC and DC leakage currents from the capacitor to reduce charge offset and droop errors.

The value of the external capacitor determines the droop, charge offset and acquisition time of the Sample/Hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table for a $0.001 \mu F$ capacitor. With a capacitor of $0.01 \mu F$ the droop will reduce to approximately $2.5 \mu V/ms$ and the

charge offset to approximately L5mV. Figure 5 shows the behavior of acquisition time with changes in external capacitance.

OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the Sample/Hold should be switching continuously between the Sample and the Hold mode. The error should then be adjusted to zero when the unit is in the Hold mode. In this way, charge offset as well as amplifier offset will be adjusted. When a 0.001 µF capacitor is used, it will not be possible to adjust the full offset error at the Sample Hold. It should be adjusted elsewhere in the system.