


TX01 TAPE  
CONTROLLER  
HANDOUT

SECTION VII  
BASIC LOGIC

INTRODUCTION

This section provides basic logic information pertaining to the individual components used on circuit cards of the Control Unit. Each block shows the input pins on the left and the output pins on the right. A description of each circuit function is provided, and the voltage and ground pins are identified. The blocks are listed in numerical order.

**SN 7400**




2-Input, + NAND (4/Chip)

+ on input Pins 1 and 2 produces - on output Pin 3.  
- on either or both inputs causes Pin 3 to be +.

+5 on Pin 14  
GND on Pin 7

**SN 7404**




Hex Inverter (6/Chip)

+ on Pin 1 results in a -  
- on Pin 2  
- on Pin 1 results in a +  
+ on Pin 2

+5 on Pin 14  
GND on Pin 7

**SN 7401**




2-Input, + NAND (4/Chip)  
Open Collector output

+ on input Pins 2 and 3 produces - on output Pin 1.  
- on either or both inputs causes Pin 1 to be +

+5 on Pin 14  
GND on Pin 7

**SN 7405**




Hex Inverter (6/Chip)  
Open Collector output

+ on Pin 1 results in a -  
- on Pin 2  
- on Pin 1 results in a +  
+ on Pin 2

+5 on Pin 14  
GND on Pin 7

**SN 7402**




2-Input, + NOR (4/Chip)

+ Signal on input Pins 2 and / or 3 results in a negative (-) output on Pin 1.

+5 on Pin 14  
GND on Pin 7


**SN 7406**



Hex Inverter (6/Chip)  
High Voltage

+ on Pin 1 results in a -  
- on Pin 2  
- on Pin 1 results in a +  
+ on Pin 2


+5 on Pin 14  
GND on Pin 7

**SN 7407**Hex Buffer (6/Chip)  
High Voltage

- + on Pin 1 results in a + on Pin 2.
- on Pin 1 results in a - on Pin 2.


Voltage level on output pins:  
- up to 30V.

+5 on Pin 14  
GND on Pin 7

**SN 7408**2-Input, + AND (4/Chip)


- + on input Pins 1 and 2 results in a + on output Pin 3.
- on either or both input Pins 1 and 2 results in a - on output Pin 3.

+5 on Pin 14  
GND on Pin 7

**SN 7417**Hex Inverter (6/Chip)  
High Voltage


- + on input Pin 1 results in a + on output Pin 2.
- on input Pin 1 results in a - on output Pin 2.

+5 on Pin 14  
GND on Pin 7

**SN 7420****SN 7420**4-Input, + NAND (2/Chip)


- + on input Pins 1, 2, 4 and 5 results in a - on output Pin 6.
- on any or all input Pins 1, 2, 4 and 5 results in a + on output Pin 6.

+5 on Pin 14  
GND on Pin 7


**SN 7409**2-Input, + AND (4/Chip)  
Open Collector

- + on input Pins 1 and 2 results in a + on output Pin 3.
- on either or both input Pins 1 and 2 results in a - on output Pin 3.


+5 on Pin 14  
GND on Pin 7

**SN 7423**4-Way Gated OR Extender

The 4-Way Gated OR chip is described for RL25 below.  
The extender function does not require Pin 4 gating. When Pin 15 is - and Pin 1 is +, Pin 7 will be minus.




+5 on Pin 16  
GND on Pin 8

**SN 7410**3-Input, + NAND (3/Chip)


- + on input Pins 1, 2 and 13 results in a - on output Pin 12.
- on any or all input Pins 1, 2, and 13 results in a + on output Pin 12.

+5 on Pin 14  
GND on Pin 7

**SN 7425**4-Way Gated OR (2/Chip)


Output Pin 8 will be minus if input Pin 11 (gate) is plus and a plus is present on Pins 9, 10, 12 or 13

+5 on Pin 14  
GND on Pin 7


**SN 7416**Hex Inverter (6/Chip)  
High Voltage

- + on input Pin 1 results in a - on output Pin 2.
- on input Pin 1 results in a + on output Pin 2.


+5 on Pin 14  
GND on Pin 7

**SN 7426**
2-Input, + NAND (4/chip)  
High Voltage Output


+ on input Pins 1 and 2 results in a - on the output Pin 3.  
 - on either or both inputs causes Pin 3 to be +.  
 +5 on Pin 14  
 GND on Pin 7

**SN 7430**8-Input, + NAND (1/chip)


+ on all input pins results in a - on Pin 8.  
 - on any or all input pins causes Pin 8 to be +.  
 +5 on Pin 14  
 GND on Pin 7

**SN 7440**4-Input, + NAND (2/chip)


+ on input Pins 1, 2, 4 and 5 results in - on Pin 6.  
 - on any or all input pins results in + on output Pin 6.  
 +5 on Pin 14  
 GND on Pin 7

**SN 7442**

+5 on Pin 16  
 GND on Pin 8

**SN 7450**
Expandable 2-Input AND/OR Invert


Output Pin 8 will be minus if:  
 1. Input Pins 1 and 13 are +.  
 2. Input Pins 9 and 10 are +.  
 3. Input Pin 12 is -, and Pin 13 is +.



Output Pin 6 will be minus if:


1. Input Pins 2 and 3 are plus.
2. Input Pins 4 and 5 are plus.

+5 on Pin 14  
 GND on Pin 7


**SN 7451**
2-Input AND/OR Invert (2/chip)

Output Pin 8 will be minus if:  
 1. Input Pins 1 and 13 are plus.  
 2. Input Pins 9 and 10 are plus.

+5 on Pin 14  
 GND on Pin 7


**SN 7453**
Expandable 4-Wide, 2-Input AND/OR Invert

Output Pin 8 will be minus if:  
 1. Input Pins 1 and 13 are plus.  
 2. Input Pins 2 and 3 are plus.  
 3. Input Pins 4 and 5 are plus.  
 4. Input Pins 9 and 10 are plus.  
 5. Input Pin 12 is minus and Pin 11 is plus.

**SN 7454**2-Input, 4-wide, AND/OR Invert


Output Pin 8 will be minus if:  
 1. Pins 1 and 13 are plus.  
 2. Pins 2 and 3 are plus.  
 3. Pins 4 and 5 are plus.  
 4. Pins 9 and 10 are plus.

+5 on Pin 14  
GND on Pin 7

**SN 7460**

Output Pin 12 will be minus and Pin 11 will be plus when input Pins 13, 1, 2 and 3 are all plus.

+5 on Pin 14  
GND on Pin 7


**SN 7470 & 7472**Edge Trigger JK Flip-Flop  
JK Master-Slave Flip-Flop

Outputs flip on positive edge of clock pulse as indicated in the table. Minus on input Pin 13 (-L) causes output Pin 6 to go positive and output Pin 8 to go negative. Minus on input Pin 2 (-R) causes Pin 6 to go negative and Pin 8 to go positive.

Input		Output	
J	K	8**	6**
-	-	No effect	
-	+	-	+
+	-	+	-
+	+	Complements	

\*\* J is + on Pins 3 and 4, - on 5  
K is + on Pins 10 and 11, - on 9 }      RL70

J is + on Pins 3, 4 and 5  
K is + on Pins 9, 10 and 11 }      RL72

**SN 7474**Dual D-Type Edge Trigger  
Flip-Flop (2/chip)

Level on Pin 2, at clock pulse time (Pin 3), is gated to Pin 5; Pin 6 is inverted. This level is maintained until the next clock pulse.

The -L input on Pin 4 causes Pin 5 to go positive without a clock pulse.

The -R input on Pin 1 causes Pin 5 to go negative without a clock pulse.

+5 on Pin 14  
GND on Pin 7

**SN 7475**

(2, 6) D FFD (1, 11)

(13, 4) RL 75 (16, 10)

(3, 7) D (14, 8)

(15, 9) C (15, 9)

Quad D Edge Trigger  
Flip-Flop

Level on the D input at clock (C input) time is gated to Pin 16 and maintained until the next clock pulse. Pin 1 is inverted output. The chip has only two clock inputs, so two flip-flops use the same clock pulse.

+5 on Pin 5  
GND on Pin 12

**SN 7476**

(4, 9) J FFMS (14, 10)

(1, 6) C RL \*

(16, 12) K 76

(2, 7) L

(3, 8) R (15, 11)

Dual JK Master-Slave  
Flip-Flop (2/chip)

Outputs flip on positive edge of clock pulse (Pin 1). Minus on input Pin 2 (-L) causes output Pin 14 to go positive and Pin 15 to go negative. Minus on input Pin 3 (-R) causes Pin 14 to go negative and Pin 15 to go positive. Reference truth table for RL72.  
 +5 on Pin 5  
GND on Pin 13

**SN 74L85 & SN 7485**

10 A<sub>0</sub> COMP \* 13 A>B

11 B<sub>0</sub> 3 A = B

7 A<sub>1</sub> RL 12 A<B

9 B<sub>1</sub> L85

2 A<sub>2</sub> B<sub>2</sub>

15 A<sub>3</sub> B<sub>3</sub>

14 B<sub>3</sub> G

4 L E

4-Bit Magnitude Comparator


The three outputs can be fed into another comparator on the G, L and E (greater, lesser, equal) inputs

+5 on Pin 16  
GND on Pin 8

Inputs		Output									
A <sub>3</sub>	B <sub>3</sub>	A <sub>2</sub>	B <sub>2</sub>	A <sub>1</sub>	B <sub>1</sub>	A <sub>0</sub>	B <sub>0</sub>	G	L	E	+ on Pin
+	-										A > B
-	+										A < B
Same	+	-									A > B
Same	-	+									A < B
Same	Same	+	-								A > B
Same	Same	-	+								A < B
Same	Same	Same	+	-							A > B
Same	Same	Same	-	+							A < B
Same	Same	Same	Same	+	-	-	-				A > B
Same	Same	Same	Same	-	+	+	-				A < B
Same	Same	Same	Same	Same	Same	-	-	+			A = B



Same indicates that both are plus or both are minus.



**SN 7486**2-Input Exclusive OR #/chip)



Output Pin 3 will be plus if either (not both) input Pins 1 or 2 are plus.

+5 on Pin 14  
GND on Pin 7

**SN 7487**4-Bit True Complement Zero One Bit**SN 7496**5-Bit Shift Register



The output on Pin 15 will follow input Pin 9 if a clock pulse is present at input 1. The next clock pulse will shift the output at Pin 15 to Pin 14 and Pin 15 will follow the 9 input. Data continues to shift (15 to 14, 14 to 13, 13 to 11, and 11 to 10) with every clock pulse. Outputs 15 thru 10 can also be set or reset by a + on input Pin 8. Then output Pin 15 will follow input Pin 2. (Pin 14 follows Pin 3, etc) while the Pin 8 input is plus. A minus on Pin 16 resets the shift register and outputs 15 thru 10 will be minus.

+5 on Pin 5  
GND on Pin 12

**SN 7489**64-Bit R/W Memory**SN 74100**Dual Quad D-Type Edge Trigger Flip-Flop

Level on D input at clock (C) time is gated to Pin 5 and maintained until the next clock pulse.


Four flip-flop circuits share the same clock pulse.

**SN 7493**4-Bit Binary Counter**SN 74107**Dual JK Master-Slave Flip-Flop

Outputs flip on positive edge of clock pulse (Pin 12). Minus on input Pin 13 (-R) causes Pin 2 to go negative and Pin 3 to go positive.

Input	Output
J K	3 2
- -	No effect
- +	- +
+ -	+ -
+ +	Complements

+5 on Pin 14  
GND on Pin 7

**SN 74122**Single Shot


Inputs  $T_1$ ,  $T_2$ , and  $T_3$  are used for external RC networks to increase the time of the single shot. When a minus is present on the -R input it causes output Pin 8 to go negative and output Pin 6 to go positive.

Vcc on pin 14,  
GND on pin 7

Input	Output
-S	G
+	x
x	-
-	+
↑	↓
↓	↑


Code:  $x = + \text{ or } -$   
 $\downarrow = + \text{ to } - \text{ transition}$   
 $\uparrow = - \text{ to } + \text{ transition}$

Input Pins			Output Pins		
1	2	3	4	8	6
+	+	x	x	-	+
x	x	-	+	-	+
x	x	x	-	-	+
-	x	+	+	+	+
-	x	+	+	+	+
x	-	+	+	+	+
x	-	+	+	+	+
-	x	+	+	+	+
-	x	+	+	+	+
x	-	+	+	+	+
x	-	+	+	+	+
-	x	+	+	+	+
-	x	+	+	+	+

**SN 74123**Single Shot

Inputs  $T_1$ ,  $T_2$ , and  $T_3$  are used for external RC networks to increase the time of the single shot. When a minus is present on the -R input it causes output Pin 4 to go minus and output Pin 13 to go positive.

+5 on Pin 16  
GND on Pin 8




**SN 74150 & 74151**16-Bit Data Selector

If -S is minus, Output Pin 10 will follow the selected input Pin, but will be inverted.

Pin	Selected Input Pin
A B C	- Pin D +
- - -	8 23
+ - -	7 22
- + -	6 21
+ + -	5 20
- - +	4 19
- + +	3 18
- + +	2 17
+ + +	1 16

(RL151) 8-Bit Data Selector

RL151 is the same as RL150 except that there are only eight data inputs and no gating on Pin D. Use the same truth table but ignore the Pin D portion, for output pins 16 through 23.

**SN 74153****SN 74154**4 to 1 Data Selector

If either the Pin 1 or the Pin 15 input is minus, the output at Pin 7, or Pin 9, will be the same as the selected input.

Pin	Selected Input Pin
14	2
-	6 10
+	5 11
-	4 12
+	3 13



+5 on Pin 16  
GND on Pin 8

4-16 Decoder

Pins 18 and 19 must be minus to change the output.

Pin				- on Pin
20	21	22	23	
-	-	-	-	1
-	-	-	+	2
-	-	+	-	3
-	+	-	-	4
-	+	-	+	5
-	+	+	-	6
-	+	+	-	7
-	+	+	+	8
+	-	-	-	9
+	-	-	+	10
+	-	+	-	11
+	-	+	+	13
+	+	-	-	14
+	+	-	+	15
+	+	+	-	16
+	+	+	+	17

+5 on Pin 24  
GND on Pin 12

**SN 74155**Dual 2-4 Decoder


Pins 14 and 15 must be minus to decode Pins 3 and 13.

Pin		- on Pin
13	3	
-	-	9
+	-	10
-	+	11
+	+	12

Pin 1 must be plus, and Pin 2 must be minus to decode Pins 3 and 13.

Pin		- on Pin
13	3	
-	-	7
+	-	6
-	+	5
+	+	4


+5 on Pin 16  
GND on Pin 8

**SN 74157**Quad 2-1 Selector


Output Pins 4, 7, 12 and 9 will follow the input Pins when Pin 15 is minus. If Pin 15 is plus, all outputs are minus.

INPUTS			Output Pins
15	1	A B	
+	x	x x	-
-	-	- x	-
-	-	+ x	+
-	+	x -	-
-	+	x +	+

+5 on Pin 16  
GND on Pin 8

**SN 74164**8-Bit Shift Register


The two 1 inputs are 'AND'ed at clock (C input) time. If both inputs are positive, Output Pin 3 will be positive. Every clock pulse causes Pin 3 to be set or reset; depending upon the 1 inputs, Pin 3 gated to Pin 4, Pin 4 to 5, Pin 5 to 6, etc. A positive pulse on input Pin 9 causes all outputs to go negative, effectively resetting the circuit.

**SN 74170**.4 x 4 Local Store

Data input is on Pins 15, 1, 2 and 3. There are four registers per data input. The -W input gates the WA and WB inputs on Pins 13 and 14, which determine which one of the four registers will receive the data.

The -R input gates the RA and RB inputs on Pins 5 and 11. The RA and RB inputs determine which of the four sets of registers will be gated to output Pins 10, 9, 7 and 6. Pin 10 output contains data from input Pin 15; Pin 9 reflects data from Pin 1; Pin 7 from Pin 2; and Pin 6 from Pin 4.

+5 on Pin 16  
GND on Pin 8


**SN 74174**Hex D-Type Flip-Flop

Level on pin 3 (D) at clock time (+ transition) is gated to pin 2 and maintained until the next clock pulse. All six FF's share the same clock pulse.

The common Clear (R) line resets all FF outputs to -.


Inputs	Outputs	
R C D	Q	
- x x	-	
+	+	
+	-	
+	x	No change

x = irrelevant  
† = transition from low to high level.

**SN 74180 & SN 73180**Parity Generator Checker

Output Pin 5 is the parity check output. Output Pin 8 is the parity bit output. Input Pins 3 and 4 determine parity checking for Odd or Even parity in accordance with the following truth table.


+ INPUTS	GATES		+ OUTPUT
	BIT 0 - 7	E O	
Even	+	-	Even
Odd	+	-	Odd
Even	-	+	Odd
Odd	-	+	Even
Either	+	+	Neither
Either	-	-	Both

**SN 74193**4-Bit Binary Up-Down Counter

Input Pins 9, 10, 1 and 15 are used to load the initial value into the counter, which then counts up once for every minus pulse on input Pin 5. The counter counts down for every minus pulse on input Pin 4. A plus on input Pin 14 resets the counter. A minus on input Pin 11 gates bits A, B, C and D into the counter. A minus on output Pin 12 indicates a carry, which a minus on Pin 13 indicates the counter counted through zero. Outputs 3, 2, 6 and 7 reflect the current value of the counter.

Binary	
Pin	Value
3	1
2	2
6	4
7	8


+5 on Pin 16  
GND on Pin 8

**8T23**Dual Line Driver

Special Line Driver compatible with IBM System/360 I/O Interface Specifications.

The output (Pin 7) is plus when input Pins 1, 2, 3 and 4 or Pins 5 and 6 are plus.

+5 on Pin 16  
GND on Pin 8


**8T24**Triple Line Receiver

Special Line Receiver compatible with IBM System/360 I/O Interface Specifications.

The output (Pin 7) is plus when input Pins 3 and 4, or 5 and 6 go plus.


Notes:

1. The first output or input pin number applies to the first circuit of a series of two or more identical circuits of the same IC.
2. Ground is normally connected to Pin 7 and VDC input to Pin 14 unless otherwise specified.
3. Supply voltage (VDC) is between 4.75 and 5.25 with respect to ground (GND) unless otherwise specified (7 VDC max).
4. The asterisk (\*), which is located on the output side of some blocks, indicates inverted outputs are above the asterisk and the non-inverted outputs are below.
5. Output signals of STC equipment are normally grounded or at +4.0 volts DC.

**8T24**


Output Pin 9 is plus when input Pins 10 and 11, or Pin 12 goes plus.

+5 on Pin 16  
GND on Pin 8


**SN 75107**Special Purpose Line Receiver

Used with CII IRIS I/O interface only. For this application, pins 4, 5, 8, and 9 are tied to +5V. Inputs 1B and 2B are biased to +.65V to achieve a +1.6V "1's" detection threshold at inputs 1A and 2A. Nominal interface levels are ground and +2V.

+5 on pin 14  
-5 on pin 13  
Gnd on pin 7  
\*\* (For CII)  
Pins 5, 6, and 8 tied to +5V.  
Pins 2, and 11 tied to +.65V.



TX01  
CONTROL  
MEMORY





← MACHINE CYCLE - 390 NS →

R1A, MEMORY REQUEST TO ROM


R1C, BITS ARE IN SENSE LATCHES

R2A, PRELIMINARY DECODE, GATE ROMAR TO BROMAR

R2C, UPDATE ROMAR (BRANCHES TAKEN), GATE ROMSL TO ROM DR (IF SET/RESET)

R1A, (NEXT) MEMORY REQUEST TO ROM

R1C, EXECUTE SET/RESET & SET VALUE INSTRUCTIONS



VQ7  
10A

C

C

C

C

C





Figure 3-8. Control Unit Clocks.

STATUS of ROMAR BIT 15  
on PREVIOUS ROM WORD



ADDRESS of THIS WORD  
( Contents of ROMAR )

reset & set

BASIC MICRO-ORDER  
( LISTED IN SECTION 5 of MM.  
GIVES ADDITIONAL INFORMATION  
ABOUT THIS ROM WORD)

Mnemonic


ADDRESS of NEXT ROM WORD

16 BIT WORD LOCATED AT  
ABOVE STORAGE ADDRESS.  
( DISPLAYABLE IN ROMSL's )

COORDINATES OF THIS BLOCK  
ON LOGIC PAGE

THE ROM Loc Block



1	15F
5800	5B00
GO TO	
300	AB




1. Decode: Bits 1,3, and 4 on; bit 2 off.
2. Bits 5-15 of the ROMSL's will be gated to ROMAR to become the next address.

UNCONDITIONAL BRANCH


BROMAR 5-9 to ROMAR 5-9





1. Decode: Bits 1&2 on
2. Bits 3-9 and 15 set up branch condition
3. To form next address:
  - a. BROMAR 5-9 to ROMAR 5-9
  - b. ROMSL 10-14 to ROMAR 10-14
  - c. ROMAR 15 is result of branch decision



CONDITIONAL BRANCH



BROMAR 5-9 to ROMAR 5-9



QC111


1. Decode: Bit 1 off
2. Bits 2-9 determine which latch or line will be set or reset.
3. To form next address:
  - a. BROMAR 5-9 to ROMAR 5-9
  - b. ROMSL 10-15 to ROMAR 10-15

SET/RESET

ST  
15

SET VALUE:

- BITS 2 & 3 OFF, 1 ON.
- THE BINARY VALUE OF SENSE LATCHES 4 - 7 WILL BE TRANSFERRED TO THE GPC REGISTER DESIGNATED BY THE BINARY VALUE OF BITS 8 & 9.
- NEXT ROMAR ADDRESS IS CONSTRUCTED BY TAKING BITS 5 - 9 FROM BROMAR AND BITS 10 - 15 FROM SENSE LT'S 10 - 15.



## WRITE OPERATION


Following, are the pages and exits one should go through while executing a write command (01) on a TU70 at load point.


Page	Function	Exit
2-3	Initial Selection	B
2-4	Check Bus out parity and Command Decode	E
2-5	Present Initial Status	I
2-6	Resets after Status	Exec. Cmmds.
2-11	Write Prefetch	Motion Ctrl.
2-13	Motion Control (check bkwd status of drive)	C
2-16	Turnaround Delay	Q
2-15	Turnaround Delay---Set Write Status	N
2-13	Set BCR Value	A
2-14	Turnaround Complete	H
2-21	Load Point Delay	Write Seq.
2-27	Check Sta B trigger (LP)	B
2-31	Write PE ID Burst	J
2-32	Create Gap between ID Burst and Record	K
2-27	Write Leading 40 Zeros	D
2-28	Write Data Loop	E
2-29	Read Back Check	H
2-30	Look for IBG, then Reset Go---Set Channel End	X
2-20	Resets, Set DE	End Seq. K
2-5	Present Final Status	J
2-6	Resets	To Online Wait Loop


## TX01 READ OPERATION

Following, are the pages and exits one should go through while executing a Read command on 9 track TU70.

2-3	Initial Selection	B
2-4	Check Bus Out Parity and Command Decode	F
2-7	Command Decode	DD
2-5	Present Initial Status	I
2-6	Resets/after STatus	EXECUTE Commands
2-11	Write Prefetch	Motion Ctrl.
2-13	Motion Control	A
2-14	Turnaround Complete	E
2-20	Generate Resets	Z
2-18	Turnaround Complete	V
2-19	Read Data Control	X
2-20	Generate Resets	Go to END
2-5	Present Initial Status	Seq. K
2-6	Resets/After Status	J
		Wait Loop







MASTER		LOAD TU ADR REG			
PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
PREV EC	22615	PG PN	31277	CD TYPE QC	MACH 3800-III

SPAR TO COMMAND

SPAR KERNEL

ACCESS BUFFER

QC111GA, QC105ED, QC115EH

FETCH A COMMAND  
FROM THE BUFFER

1 ACCESS CMND

12C0 12C1

1201 AB

DELAY FOR A  
SUCCESSFUL BRANCH

1 291

7600 7600

BUF BRANCH BB

UNSUCCESSFUL  
BRANCH IS A NOP-  
ACCESS ANOTHER  
COMMAND

0 290

7781 7785

BUF BR C3 CB

USED TO DETECT A CODE  
OF FF (ALL 1's) IN FEDR  
DEFINED AS A SPAR  
TRANSFER OR A BUFFER  
HANG

0 294

7D41 SPAR XFER DB

29A

0 294

5800 GO TO

176 EB

5976 662  
BUF HAS ADR FB

176

BR IF C2 BIT IS  
ON AFTER ACCESS-  
ING BUF.

1 RST STAM  
3A00 3A2A  
16A GB

BUFFER TU ADR

QC111

RESET BUFFER  
CHAIN CONTROL

0 RST STATUS  
162 2500 MAINT CMND  
A534 QC111  
174 GD

1 295  
7C4B SPAR LDD  
216 7C56 ZE

C1 AND C2 ARE DECODED TO DETERMINE  
A 4-WAY BRANCH IN SPAR XFER MATRIX.

1 217

0 29C

7D01 7D00

BUF BR C1 AE

1 295

7D40 7D40

BUF BR C2 BE

FD4E

0 29E

5800 GO TO

788 CE

TEST FOR SPAR  
KERNEL LOADED

0 216  
5800 GO TO  
5872 ZG

0 372  
7741 STOP LOOP  
372 AG

1 373  
5800 GO TO  
1C7 BG

0 1F8  
7141 1600 BPI  
1C8 CG

1 1ED  
7741 F747  
1C6 BH

0 1C8  
7741 F747  
1C6 DG

1 1F7  
7741 F747  
1C6 CK

SPAR TRANSFER  
MATRIX-- USED TO  
RETURN CONTROL TO  
A SPAR KERNEL AFTER  
EXECUTING A BUFFER  
COMMAND FOR THE  
SPAR KERNEL

0 212  
5800 GO TO  
7E8 ED

1 213  
7D40 7D52

BUF BR C2 DE

1 290  
5800 GO TO

7E8 EE

RESET THE CMD  
POS REG TO ZERO

1 SET GPC 3-0  
48C9 49E1  
1C9 EG

0 1C6  
5800 GO TO  
295 EH

0 RST GPC  
09AB  
1E2 EJ

1 1E3  
5800 GO TO  
093F FJ

0 RST STATUS  
162 2500 MAINT CMND  
A534 QC111  
174 GD

ACCESS BUFFER  
QC115

OFFLINE MAINT TO IDLE LOOP  
QC101

RATE SEL COMPLETE

QC105GH

1 DC  
7301 F323  
IE2 INTF ENABLE ZJ

1 IE3  
7CC0 STAM  
IEC AJ

0 1EC

6181 UNIT CHK

1F6 BJ


0 1F6  
74C1 UNIT EXCPN  
1F8 CJ

1 1F9


7741 F747  
1C6 DJ


THE IDLE LOOP IS BYPASSED IN SOME CASES  
TO AVOID THE CASE OF A CPU COMMAND RESET-  
TING UNIT CHECK, UNIT EXCEPTION, OR THE  
MODE REG.

BUFFER COMMAND ACCESS			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	CD LOC	
		CD TYPE	MACH 3800-III



TIO STATUS  
QC171







QC141

SET STATUS AND SENSE BITS FOR WRT & MOTION CMDS			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		
PREV EC	PG PN	CD TYPE	MACH 3800 - III
22017	31281		


QC141





Q	C	15	5	Q	C	15	5


SENSE DECODING	SENSE RESERVE AND SENSE RELEASE
PRESENT EC 22020	DATE 6-25-73
PREV EC 22017	CD LOC
	CD PN
	PG PN 31283
	CD TYPE
	MACH




QC161 22

SEND STATUS TO CHANNEL			
PRESENCE C	22020	DATE	6-25-73
PREV E C	22017	PG PN	31284
		CD LOC	
		CD TYPE	QC
		MACH	3800

Q 0  
C 1  
I 6  
1 1



SEND STATUS TO CHANNEL			
PRESENT EC	DATE	CD LOC	CD PN
22021	10/31/74		
PREV EC	22020	FG PN	MACH 3800-111
	32012	CD 7	CD TYPE QC




QC165  
be

QC165

## DEVICE END ROUTINE

QC181BG



SEND DE STATUS

QC181

EXECUTE CMDS

QC191

SEND FINAL STATUS

QC191

## TEST FOR LP R

QC165FG

## TIO STATUS

QC131BB

## MAINT INITIAL STATUS


QC161GH


## DEVICE END SCANNER AND LP TEST


PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31286	CD TYPE	MACH 3800 - III

30

1








\* ADDRESS 360 IS A RESERVED ENTRY TO THE MICRO-PROGRAM FROM SPAR FOR WRITING RECORDS FROM THE FE BUFFER IN DIAGNOSTIC MODE. BEFORE ENTRY, A DIAGNOSTIC MODE SET MUST BE SET IN THE MODE REG, STAS, STAM, AND GPC MUST BE RESET AND THE CHAIN TGR SET.

REQ TI COMMAND			
PRESENT E C 22020	DATE 6-25-73	CD LOC	CD PN
PREV E C 22015	PG PN 31289	CD TYPE	MACH 3800 - III




RE WRITE PREFETCH

PRESN1 EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31345	CD TYPE	MACH 3800-111


QC2  
15

QC2  
1



24 SENSE BYTE LOOP (NEW CE CARD)			
PRESENT EC 22020	DATE 7-9-73	CD LOC	CD PN
PREV EC 22015	PG PN 31***	CD TYPE	MACH 3800-111


Q C 2 2 1



MOTION - INITIAL ENTRY			
PRESENT E/C	DATE	CD LOC	CD PN
22020	6-25-73		
PREV E/C	PG PN	CD TYPE	MACH
22015	31291	QM	38BB - III

Q  
M  
8  
1  
25

Q  
M  
8  
1




WR BEFORE BACKSPACE - FORWARD HITCH

PRESENCE C	2202Ø	DATE	6-25-73	CD LOC	CD PN
PREV E C	22017	PG PN	31292	CD TYPE	QM


QM 21

DELAY FOR TA1  
QM011DE

TURN AROUND NO 1



ADDITIONAL TURNAROUND DELAY FOR 3480





SET UP COUNT  
FOR 2ND TURN-  
AROUND DELAY

W 88

TURNAROUND			
PRESENT E C	DATE	CD LOC	CD PN
22020	6-25-73		
PREV E C	PG PN	CD TYPE	MACH
22015	31293	QM	3800 - 111

Q M  
3 1







#### READ FORWARD AT LOAD POINT

PRESENT EC	DATE	CD LOC	CD PN
PREV EC 22020	DATE 7-9-73	CD LOC	CD PN

PREV EC	PG PN	CD TYPE	MACH
PREV EC 22015	PG PN 31295	CD TYPE	MACH 3800 - III



24  
QM051

READ FORWARD AT LOAD POINT			
PRESENT EC 22021	DATE 10/31/74	CD LOC	CD PN
PREV EC 22020	PG FN 32013	CD 5	CD TYPE

QM051

READ NOT LP

QM051GG,

SET GO 153  
2800 2807 BCR TO BCC<sup>147</sup>  
147 AD 150 BD

TST ER INSRT<sup>150</sup>  
1F80 1F95  
155 DD

SET GPC Ø=F  
4F00 4F18  
15B BG

DEC GPC  
6E80 EEE98  
GPC = Ø  
158 CG

1 158 Ø 158

7880 F89A  
WRT INH DG  
15A

1 159 Ø 160  
7840 F86Ø  
SEL AND LP FG  
160

Ø 160  
5800 5932  
GO TO 132 GG  
QM151

TU REJECT D  
QM151


SET UNIT CHECK  
QM081


TEST FOR DATA 2  
QM081

RST GPC 15A  
Ø 158 Ø 159  
8980 8994  
154 DJ

TST FOR DATA 1/2  
QM081

READ NOT AT LOAD POINT			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31298	CD TYPE	MACH 3800 - III





Q M 9 1

END READ SENSE FOR IBG			
PRESENT EC 22020:	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31300	CD TYPE	MACH 3800-III

Q M 9 1

BKSP BLK  
QM171CH

SET LOW THLD  
1C6  
0C00 0C1A  
1DA AB

THE CREASED TAPE DELAY ENSURES THAT THE BACKSPACE RECORD COMMAND STOPS BETWEEN RECORDS AND DOES NOT STOP DUE TO A FALSE IBC FROM A CREASED TAPE.

5.0 MSEC DELAY FOR  
3430, 3440, 3450

SET GPC 1=9  
4940 C970  
1F0 GD

3.0 MSEC DELAY  
FOR 3470 & 3480

I RST GO 1F5  
2840 A85A  
1DA BD

IDA 7980 MOD 3480 7924  
IE4 DD

0 1E4  
7980 MOD 3470 19AE  
IEE ED

I SET GPC 1=F  
4F40 CF70  
1F0 EE

0 1EE  
SET GPC 1=F  
4F40 CF70  
1F0 FE

1E5  
3.0 MSEC DELAY

0 DEC GPC 1F0  
DEC GPC 6E80 6E82  
GPC=0  
IC2 ZJ

0 1C2  
6081 6DB1  
BOB DETCT  
1F0 AJ

1 RST GPC 1F1  
0980 8982  
1F2 CJ

1F2  
RST TMA IBG  
0E40 8E73  
1F3 BK

1F3  
SET GO 2800 2804  
1C4 CK

IC4  
SET TEST IBG  
0F80 8FB4  
1F4 DK

0 1F4  
6D80 6DB4  
IBG COND FH  
WAIT FOR DATA  
BURST TO PASS  
READ HEAD

READ COMPLETE  
QM091FJ


READ AND SPACE CMDS  
QM161


1 IC3  
5800 TO DAC0  
GO TO BL  
2C0

CREASED TAPE DELAY ON BACKSPACE BLOCK

PRESENT EC 22026	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31301	CD TYPE	MACH 3800-III

Q  
M  
I  
94  
1





WRITE COMPLETE  
QM141GK

SET GPC 2-0  
4D80 4DBA  
1BA AB

SET GPC 1-1  
4140 416E  
1AE BA

SET CUE 192  
2040 2053  
193 DC

1A4 193  
7841 7849  
11 OFF 188 CE DE

188  
2480 2489  
189 EE

1 189  
5800 DAC0  
GO TO 2C0 FD

WRITE AND WTM  
QM161

IBC FOUND WTM  
QM141DK  
ERG  
QM141FH  
DSE  
QM141FF

LBG FOUND WRT  
QM141EJ

1A6 186 18A  
6E00 6E06 6DC1  
GPC=0 BG END OF DATA ANY AS DOWN  
186 CG 18A EDEF DG

NO DATA DETECTED ON WRT  
1B8 187 1B8  
SNBK RC RBKL RECORD LTH  
188 CJ 3140 GO TO 1AD DJ

NO AS DOWN AND NO EOD  
QM141

1 18B  
R GPC PR BCC  
9BC0 8BF4  
184 ZJ

1A4F 1A4E  
SET ENV CK  
18E BJ

1 187  
79C1 79F9  
RECORD LTH CJ

18E  
RST RCRD  
8E80 8E98  
198 EK

198  
6E01 6E19  
BCC=0 FK

LOOK FOR IBG  
QM141

1B4  
RST GPC  
0980 09BF  
18F ZK

18C  
6E00 6E0C  
GPC=0 AK

1 18D  
6DC1 6DCF  
ANY AS DOWN BK  
18E

1 189  
SET ENV CK  
1A4B 1A4E  
18E AL

1 18F  
SET ENV CK  
1A4B 1A4E  
18E CL

1BF  
D GPC PR BCC  
8B8U 8BB0  
18C ZL


1B0  
SET GPC 2-4  
4480 448C  
18C AL

#### PE WRITE ENDING SEQUENCE

PRESENT E C 22020	DATE 6-25-73	CD LOC	CD PN
PREV E C 22017	PG PN 31304	CD TYPE QM	MACH 3800-III





b7

WTM COMPLETE  
QM141GK








WAIT FOR BCC TO GO TO 0 TO  
PREVENT RESET & DECREMENT  
OF GPC SIMULTANEOUSLY.


DELAY APPROXIMATELY 16 BYTE TIMES  
BEFORE ALLOWING TM CHECKING.







SET HOLD TM IS ISSUED HERE  
IN ORDER TO RESET THE TM CHK  
LTH







MONITOR FOR CORRECT READBACK  
OF TAPE MARK THAT WAS JUST WRITTEN  
FOR 35 BYTE TIMES







EQUIP CK C  
QM151



IBG FOUND WRITE  
QM131




IBG FOUND WTM  
QM131



NO AS DOWN AND NO EOD  
QM131DJ


THIS LOOP LOOKS FOR IBG CONDITION TO  
OCUR WITHIN 20 INCS AFTER RECORD  
OR TM WAS WRITTEN. IF NO IBG IS SEEN,  
EQUIP C-HK IS SET. THIS LOOP PREVENTS  
TAPE RUNAWAY.



NO IBG OR WTM EQUIP CK  
QM151

WTM SEQUENCE			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		
22017	31305	CD TYPE	MACH 3800-111

Q  
M  
I  
4  
Q




MASTER

CHECK CONDITIONS			
PRESENT EC	DATE	CD LOC	CD PN
22020	7-9-73		
22015	31386		3800-111

Q  
M  
1  
5


Q  
M  
1  
5



ENDING SEQUENCE			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		
22015	31387	QM	MACH 3800-111

Q  
M  
1  
6

Q  
M




MOD 30 WITH EMULATION			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	CD LOC	
	PG PN	31308	CD TYPE QM MACH


Q  
M  
1  
6  
5  
W

Q  
M  
1  
6  
5

SPACE CMD SATISFIED  
QM881CE, QM881CD




SPACE INTO LP  
QM881DH



END SPACE CMDS - TEST FOR IBG			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		1
22015	31309		7
			1
			1


Q  
M  
1  
7  
1  
S





LWR ENTRY EXIT ROUTINE			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		
22012	31310	CD TYPE	MACH 3800-111

Q  
M  
1  
8


Q  
M  
1  
8







NRZI TAPE MARK OFF  
QN01DH



DEGT CRC CHK  
2DC0 2DF8  
53B ZJ  
TURNS OFF THE LTH  
WHICH DEGATES THE  
CRCB PARITY CHK  
CIRCUIT.

MOVE DATA BYTE  
IN R/WB TO I/O  
REGISTER.  
53B 539 AJ  
IN GATE IOR  
B8C0 80F9  
539

SET SRV-I  
1B40 9B6A  
52A BJ

TRANSFERS TO THE CHANNEL EITHER DATA FROM A ONE BYTE RECORD  
OR DATA LEFT IN THE DATA PATH AFTER NDC 30 ON A MULTIPLE BYTE RECORD.

0 52A  
7401 SRV-O 52C  
F42D CJ

0 52C  
72C0 INT DISC 52E  
F2EE DJ

0 52E  
7400 CMD-O 52A  
742A EJ


1 52D  
RST SRV-I 1B80 9BAF  
52F DK

1 52B  
RST SRV-I 1B80 9BAF  
52F FJ

53A  
5800 GO TO 53E GG  
53E DC1E  
53A SET RW B  
1E63 9E3A  
53A GJ  
MOVES CRCB FROM  
RWA TO RWB

END OF DATA FORWARD			
PRESENT E C	22020	DATE	6-25-73
PREV E C	22015	CD LOC	CD PN
		PG PN	31313
		CD TYPE	MACH 3800-111
Q N 0 2 1	9 80	Q N 0 2 1	Q N 0 2 1

TIR AND DC MODE  
QN021FE



PADDED BYTE (FROM CTS 6 OR 9) IS CHECKED IN CRC REC. TO SEE IF IT IS ALL ZEROES. IF IT IS,  
IT IS NOT SENT TO THE CHANNEL AND THE READ IS COMPLETE. IF NOT ALL ZEROES, UC & DCC ARE SET AND  
SENT AND BYTE SENT TO CHANNEL - READ IS THEN COMPLETE.

THE PROGRAM ON THIS PAGE IS USED ANY TIME THE TCU IS IN 7 TRK AND  
DATA CONVERT MODE. IT DETERMINES WHETHER "PADDED" WITH ZEROES  
WILL OCCUR AT THE END OF A RECORD AND IF THIS "PADDED" BYTE WILL  
BE SENT TO THE CHANNEL.


REFER TO MOD III FE MANUAL (P.1-8) FOR DC CT. INFORMATION.

65

DATA CONVERT PADDING - 7 TR			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31314
CD LOC		CD TYPE	MACH 3800-III

Q N 8 2 5

Q N 9 2 5



Q	N	E	D	O
3	1	2	3	4
END OF DATA FWD OR BKD				
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN	ONE
PREV EC 22015	PG PN 31315	CD TYPE	MACH 3800-111	3

SET UP GPC TO GENERATE A .15 in. DELAY.  
THIS DELAY IS USED TO CREATE THE .75 in.  
GAP DURING A WRITE. DURING A READ  
THIS DELAY IS USED TO POSITION THE TAPE  
TO MAINTAIN THE READ ACCESS TIME.

RST GO 7 TRK 200 BPI  
QN01EK

0 524 SET GPC 3-C 500  
4CC0 4CC0  
500 AB

SET GPC 2-3  
4380 4382  
502 BB

RST GO 7 TRK 556 BPI  
QN01EK

1 525 SET GPC 3-7 509  
47C0 C7C9  
502 AC

SET GPC 2A 509  
4A80 4A82  
502 BC

RST GO 7 TRK 800 BPI  
QN01DK

0 507 SET GPC 3-B 508  
48C0 C8C8  
502 AD

SET GPC 2-F 508  
4F80 4F82  
502 BD

9 TR CONI RD AFTER WRT CHK  
QN01FJ

1 46B 7841 F84D ZJ  
44C 46E

0 44C SET CUE 44C  
2949 2974  
474 AJ

1 46F 7801 WRIT 472 BH  
7A41 7A6F  
46E AH

1 477 6241 LRC ERR 44E CH  
E24F

1 473 SET CE 473  
2400 2431  
471 DG

0 464 5800 GO TO 480 EH  
5C80

0 471 7841 T1 OFF 476 FH  
F877

0 476 2400 A487  
477 GH

RD AFTER WRT CMP  
QN031

0 46A SET CUE 46A  
2949 A851  
451 ZK

1 44D 0740 0750  
450 AK

1 450 6181 UNIT CHK 464 BK  
61A5 CK

451 SET WTM C-IK  
26C0 26CF  
44F AL

Q  
N  
0  
1  
2  
3  
4  
5  
6  
7  
8  
9

Q  
N  
0  
1  
2  
3  
4  
5  
6  
7  
8  
9

#### GENERATE NRZI READ STOP DELAY

PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
PREV EC	22015	PG PN	31316	CD TYPE	QN

7 TRK READ COMPLETE  
ON04IEC  
9 TRK READ COMPLETE  
QN031GD

7A41 FA45  
NDC EQ 173  
444 BA

THIS WAIT FOR NDC 173  
IS USED TO INSURE THAT  
ALL CHECK CHARACTERS  
HAVE BEEN READ BEFORE  
THE LRC AND CRC REGIS-  
TERS ARE CHECKED.

I 445  
7040 7048  
READ CJ  
448

Ø 448  
60CØ E0CA  
NOT RD BKWD  
44A DJ

I 448  
5660 5C86  
GO TO EJ  
486


BLOCK OR FILE COMMAND  
QN031

RD BKWD COMPLETE TEST LRC  
QN031  
READ COMPLETE TEST LRCB  
QN031

NRZI STOP DELAY	ON
PRESENT EC 2202Ø	DATE 6-25-73
PREV EC 22015	CD LOC
PG PN 31317	CD TYPE
MACH 3800-111	ON

Q  
N  
0  
4  
5  
*29*

Q  
N  
0  
4  
5




USED ONLY FOR 9TR NRZI 800 BPI READ FORWARD/READ BACKWARD OPERATIONS.

SET CRC REG INPUTS TO ZERO SO THAT THE CRC REG CAN BE SHIFTED WITHOUT INPUTS.

GO TO TR IN ERR DETECTION

QN051AJ



CHECK CRCB AND TEST FOR TRACK IN ERROR			
PRESENT EC	22020	DATE	6-25-73
CD LOC		CD PN	
PREV EC	22015	PG PN	31319
CD TYPE		MACH	3800 - III

Q  
N  
0  
5  
1  
A

Q  
N  
6  
1

TIE FOUND RD FWD/BKWD  
QN861BC

NOT ABLE TO FIND TIE  
QN861DJ

ALL TRACKS TESTED NO TIE FOUND  
QN861BJ

CRCR OK  
QN861EB

1 SET UC 467  
B680 B6BA  
47A AF

47A SET DATA CK  
1B00 183B  
47B CF


47B SET END-D CK  
1A80 9A9B  
45B DF

1 DEGT CRC DTR 45B  
2D40 AD59  
459 FJ

TRACK IN ERROR COMPLETE  
QN851


DEGATES CRCR  
FROM INPUT TO  
ECR BUS

SET DTR WITH TIE DATA			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31320	CD TYPE	MACH 3800 - III



CHECK FOR STOP DELAY AND NO TM ON FILE CMD			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31321	CD TYPE	MACH 3800 - III



29  
1



C:H FOR CREESE / VOID - RDF, RDC, OR FSR			
PRESENT E.C 22020	DATE 7-9-73	CD LOC	CD PN
PRFV E.C	PG PN 31322	CD TYPE	MACH

67

RST GO BSR/FSR  
QN881CF





THIS ROUTINE IS USED ONLY DURING NRZI BACKSPACE RECORD COMMANDS TO GET OVER A CREASE. AFTER NDC GOES TO 173 GO IS RESET AND THE GPC IS SET UP FOR A DELAY OF 2 MS. IF A FIRST BIT IS DETECTED DURING THE 2 MS DELAY THE NRZI CONTROLS (INCLUDING THE DELAY COUNTER) IS RESET. IF ANOTHER 1st BIT IS DETECTED BEFORE THE GPC GOES TO ZERO THE MICROPROGRAM RETURNS TO THE NRZI READ ENTRY POINT QN881 TO LOOK FOR ANOTHER 1BG CONDITION.

NRZI CREASE TAPE DELAY			
PRESENT E C	22020	DATE	6-25-73
CD LOC		CD PN	
PREV E C	22018	PG PN	31323
CD TYPE		MACH	3800-111

89  
ON 891


LOAD NBCR  
QM121DH, CG



LOAD GPC NBCR AND SKEW GATE VALUES			
PRESENT EC	DATE	CD LOC	CD PN
22020	6-25-73		
PREV EC 22013	PG PN 31382	CD TYPE	MACH 3800

ON 1  
69

ON 1



3480

QNI01FJ

3490

QNI01FJ

3450

QNI01EK

3460

QNI01EK

3440


QNI01DL

3470

QNI01DL


GPC LOADED FOR 7TR 200 BPI


QNI05FG





LOAD NBCR FROM GPC			
PRESENT EC	22020	DATE	6-25- 73
PREV EC	22015	CD LOC	CD PN
		PG PN 31325	MACH 3800 - III

T2









NRZI WTM/ERG NOT LP

QW111CG

PE BURST HAS BEEN WRITTEN

QW111EJ

NRZI LD PT DELAY COMP

QW111CK

SET GPC TO 1920 HALF 3 IT CELLS  
FOR .6 INCH GAP BETWEEN THE  
ID BURST AND FIRST RECORD.

1 R GPC PR BCC  
0BC0 0BE1  
221 AB

1 221  
6640 E650  
WRT+LWR CMD CD  
210 232

1 211  
SET GPC 1-7  
4740 C772  
232 DB

1 23F  
6E00 GPC=0  
208 EE08 FB  
232

1 289  
5800 GO TO  
240 5A40 FB  
240

1 249  
7AC0 NOT ERG FBC2  
242 GB

ERASE GAP CMD  
QW141

WRITE OR WTM  
1 R GPC PR BCC  
0BC0 0BE1  
241 HC

SET DATA CK  
1B00 1B36  
23E HD

PE WTM/ERG NOT LP

QW111BG

SET GPC TO 9600 HALF BIT  
CELLS FOR 3.0" WTM/ERG

1 210  
SET GPC 0-2  
4200 C230  
230 BD

1 230  
SET GPC 1-5  
4540 4572  
232 CD

1 232  
SET GPC 2-8  
4880 C8BD  
23D DD

1 23D  
D GPC PR BCC  
0B80 0BBE  
23E ED

1 2FB  
6D81 BOB DETCT  
EDBF FD  
23E

1 23C  
SET NOISE  
1AB0 9A2F  
22F GD

LOAD BCR FOR NRZI WT/WTM  
1 243  
5800 GO TO  
5D9C GE  
23E

LWR OR WR CMD-NOT AT LP

QW111BE

1 241  
6C80 6C86  
NOT NRZI TU  
246 BE

1 247  
SET GPC 3-7  
4FC0 4FFA  
27A CF

1 24D  
SET GPC 2-4  
4480 C48E  
24E DE

1 23F  
6640 667C  
WRT+LWR CMD FF  
23C

1 246  
5800 5D9C  
GO TO GE  
5D9C

PE WTM  
QW141

1 27A  
SET WT GATE  
1780 978B  
24B BG

1 24B  
6640 664C  
WRT+LWR CMD CG  
24C CG

1 24C  
SET GPC 2-7  
4780 47B3  
273 EG

1 24C  
SET GPC 2-7  
4780 47B3  
273 EG

1 24E  
6E01 6E0F  
BCC=0 BJ

1 24F  
D GPC PR BCC  
0B80 0B90  
250 C

1 250  
6C81 6E11  
BCC=0 DJ

1 251  
FLIP WT  
6E81 6E93  
BCC=0 EJ

1 252  
6E81 6E11  
BCC=0 FJ

1 253  
6E81 6E15  
BCC=0 FK

1 254  
6E81 6E15  
BCC=0 FL


40 ZEROS WRITTEN  
WT SET TO ALL ONES  
QW131

#### GAP AFTER PE BURST AND WRITE 40 ZEROS

PRESENT EC	22020	DATE	6-25-73	CD LOC		Q
PREV EC	22015	PG PN	31330	CD TYPE	MACH 3800-111	W

QW12

40 ZEROS WRITTEN  
QW121FL WT SET  
TO ALL ONES



NOTE: HARDWARE SETS  
OVERRUN WHEN  
APPROPRIATE

RECORD HAS BEEN WRITTEN  
QW141

MASTER

MOD III


PE WRITE DATA			
PRESENT EC	DATE	CD LOC	CD PN
22015	6-29-72		
PREV EC	PG PN	CD TYPE	MACH
22001	22550		3800-III

QW13

QW13


PE WTM

QW12IEG



RECORD HAS BEEN WRITTEN

QW131FK




ERASE GAP CMD

QW12IGB

DSE CMD

QM111AL





MASTER  
**MOD III**

## PE WTM AND WRITE ENDING

PRESENT EC	22004	DATE	1-4-72	CD LOC	CD PN
PREV EC	PG PN	22551		CD TYPE	MACH 3800-III

82






**SET BCR FOR 7TR 200 BPI WRITE**

PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
PREV EC	22015	PG PN	31332	CD TYPE	MACH 3800-111

QW  
14  
5  
*QW*

QW  
1  
4  
5

NRZI WRITE (7 OR 9 TRACK). A VALUE IS LOADED INTO THE BCR WHICH IS EQUAL TO 1/2 THE BIT CELL. THIS VALUE IN TURN IS LOADED INTO THE BCC WHEN EVER THE BCC GOES TO ZERO. ALSO THE GPC IS LOADED LOADED WITH 2 AND EVERYTIME THE BCC GOES TO ZERO THE GPC IS DEC.




NRZI WRITE	PRESENT E C 22020	DATE 6-25-73	CD LOC	CD PN
	PRESENT E C 22015	PG PN 3	CD TYPE	MACH 3800


THIS WAIT FOR NRC NOT ENABLE INSURES  
THAT READ DATA WILL NOT BE ON THE INPUT  
TO R/WA WHEN THE CRCR IS MOVED TO R/WA  
INPUT.

RST WT WRITE FAILED  
QW161

WRITE CRCB BYTE  
QW151FG




DATA WRITTEN 7 TRK  
QW151FH




WRT 7 TRK LRCC  
QW161

WRITE 9 TRK TM  
QW145GF



WRT/WTM END SEQ  
QW161

WRITE 7 TRK TM  
QW145GE






FLIP WRITE TRIGGERS WITH 9TR OR  
7TR TM CHARACTER.  
9TR TM EQUALS 13<sub>hex</sub>,  
7TR TM EQUALS 17<sub>hex</sub>.

THESE NO OPS ARE NECESSARY  
TO INSURE PROPER LRCC SPACING.

NRZI WRITE	NRZI WRITE	NRZI WRITE	NRZI WRITE
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31334	CD TYPE	MACH 3800-111

QW15





### 3470 Bit Cell Timing

A 3470 moves tape at 20 ips


PE is written at 1600 bpi

∴ 320,000 bits are written/sec


giving a bit cell time of 3.12 μsec

PE Write

18



Write Timings.



WRITE A RECORD OF FOUR BYTES WITH CRC AND LRC

CRCR

P 0 1 2 3 4 5 6 7  
 1 0 0 1 1 1 1 1 0

0 1 0 0 1 1 1 1 1

0 0 0 0 0

0 1 0 0 1 1 1 1 1

1 0 1 0 0 1 1 1 1

1 1 1 1

1 0 1 1 1 0 0 1 1

1 1 0 1 1 1 0 0 1

1 1 1 1

1 1 0 0 0 0 1 0 1

DTR

1 1 0 0 0 0 1 0 1

P 0 1 2 3 4 5 6 7

EPR

1 0 0 0 0 0 0 0 0

0 1 0 0 0 0 0 0 0

0 0 1 0 0 0 0 0 0

0 0 0 1 0 0 0 0 0

DTR

0

0

0

0

0

0

0

0

0

0

0

0

0

0

When CRC=DTR the track in Error (TIE) has been found (FOUND TRACK FF is Set). If FOUND is set on Read Forward the EPR is transferred in Reverse to the L. On a Read Backward the EPR is gated in a normal manner to the DTR.

P	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	0
	0	0	0	0				

1<sup>st</sup> CHAR

1	1	1	1	1	1	1	1	1
	1	1	1	1				

1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	0	0

2<sup>nd</sup> CHAR

0	0	0	0	1	1	1	1	0
	0	0	0	0				

1	1	1	1	1	1	1	1	1
1	1	1	1	0	0	0	0	1

3<sup>rd</sup> CHAR

1	1	1	1	1	1	0	0	0
1	1	1	1	1	0	0	0	0

1	1	1	1	1	0	0	0	0
	1	1	1	1				

4<sup>th</sup> CHAR

0	0	0	1	1	0	0	1	1
	0	0	0	0				

1	0	0	0	1	1	0	0	1
	1	1	1	1				

0	1	1	1	1	0	0	1	0
1	1	1	0	1	0	1	1	1

0	0	0	0	0	0	0	0	0
	0	0	0	0				

R/W  
VRC

0	0	0	0	0	0	0	0	0
	0	0	0	0				

R/W  
VRC

0	0	0	0	0	0	0	0	0
	0	0	0	0				

R/W  
VRC

0	0	0	0	0	0	0	0	0
	0	0	0	0				


R/W  
VRC

0	0	0	0	0	0	0	0	0
	0	0	0	0				

R/W  
VRC

AT THE END OF A READ OR READ BACKWARD, THE CRC REGISTER SHOULD CONTAIN 111010111. THIS IS THE MATCH PATTERN.

## CRCR




CRC register is complemented, except for bits 2 and 4, and compared to the DTR

## CRCR

1	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

## EPR




The EPR is gated to the DTR. The EPR is reset and the P bit is turned on.

## DTR


1	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---

## EPR

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---



06






Figure 3-3. Read Detection, During 40 Zeroes.




Figure 3-4. Read Detection, Data.




Figure 3-5. Read Data Transfer, Normal.







Figure 3-6. Read Overrun.




Limited Data




VFC/2




Exclusive-OR




First Integrator



Second Integrator



Buffered Data



Phase Error

