DEC-11-HR6A-D

# PDP-11 Conventions Manual

.

1st Edition September 1970

Copyright © 1970 by Digital Equipment Corporation

.

The instructional times, operating speeds and the like are included in this manual for reference only; they are not to be taken as specifications.

The following are registered trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB
UNIBUS	

# Contents

A.1

A.2

A.3

A.4

A.5

A.6

**A**.7

C.5

APPENDIX A GENERAL MAINTENANCE

SCOPE

TEST EQUIPMENT AND TOOLS

MODULE IDENTIFICATION AND LAYOUT

MODULE COMPONENT IDENTIFICATION

**INSTALLATION OF ECO's** 

UNIBUS CONNECTIONS

MULTIPLE BOX SYSTEMS

# Contents (cont.)

A-1

A-1

A-1

A-1

A-2

A-2

A-2

A-2

A-2

A-3

A-3

A-3

A-3

B-1

B-1 B-1

B-1

B-1

**B-**2

**B-2** 

**B-**2

B-3

B-4

B-4

**B-4** 

B-4

C-1

C-1

C-1

C-1 C-1

D-1

#### APPENDIX E PRODUCT CODE FOR SOFTWARE PROD

E.1	INTRODUCTION	E-1
E.2	COMPUTER SERIES – [XX]-XXXX-XX	E-1
E.3	PRODUCT IDENTIFICATION – XX-[XXXX]-XX	E-1
E.3.1	Major Category	E-1
E.3.2	Minor Category	E-2
E.3.3	Option Category	E-2
E.3.4	Revision Category	E-3
E.3.5	Minor Category	E-3
E.3.6	Unique Designation Category	E-3
E.4	DISTRIBUTION METHOD – XX-XXXX-[XX]	E-3
E.5	SPECIAL CLASSIFICATION	E-3
E.6	TYPICAL EXAMPLE	E-3
APPENDIX F	PDP-11 GLOSSARY	F-1
APPENDIX G	PDP-11 STANDARD ABBREVIATIONS	G-1

# Illustrations

Figure No.	Title	Art No.	Page
A-1	Typical System Layout	11-0128	A-1
A-2	Mounting Hardware	11-0129	<b>A-</b> 2
B-1	AND Function		B-1
B-2	OR Function		B-1
B-3	NAND Function		B-1
B-4	NOR Function (First Version)		B-2
B-5	NOR Function (Second Version)		B-2
<b>B-</b> 6	Table of Combinations		B-2
B-7	Flip-Flop	11-0145	B-3
B-8	9601 One-Shot		B-3
B-9	Positive Edge Triggered One-Shot		B-3
B-10	Negative Edge Triggered One-Shot (Pulser)	11-0090	B-3
B-11	One-Shot Delays	11-0144	B-3
<b>B-12</b>	Schmitt Trigger		B-4

#### A.8 POWER CONTROL SYSTEM UNIT REMOVAL/INSTALLATION A.9 A.10 MAINTENANCE TIPS A.10.1 Diagnostic Programs A.10.2 KM11 Maintenance Set Observation of Service Major State Operation A.10.3 APPENDIX B LOGIC SYMBOLOGY GENERAL B.1 **B**.2 LOGIC SYMBOLS **B.2.1** State Indicator B.2.1.1 State Indicator Absent B.2.1.2 State Indicator Present B.2.2 Table of Combinations Flip-Flop B.2.3 B.2.4 **One-Shot Functions** B.2.5 **One-Shot** Delays B.2.6 Schmitt Trigger B.2.7 Amplifier B.2.8 Time Delay Symbol General Logic Symbol B.2.9 APPENDIX C DRAWING SET C.1 INTRODUCTION C.2 LOGIC DRAWING ORGANIZATION C.3 SIGNAL NAMES C.4 SIGNAL FLOW

APPENDIX D PROCESSOR SIGNALS

WIRE LIST

Page
------

# Illustrations (cont.)

Figure No.	Title	Art No.	Page
B-13	Amplifier		B-4
B-14	Time Delay		B-4
B-15	General Logic Symbol		B-4

# Tables

Table No.	Title	Page
A-1	Test Equipment and Tools	A-1

## **APPENDIX A GENERAL MAINTENANCE**

#### A.1 SCOPE

The basic maintenance philosophy of the PDP-11 system consists of presenting information that enables the user to understand how the system should function during normal operation. The user can then use this information when analyzing trouble symptoms to determine necessary corrective action. It is beyond the scope of the PDP-11 manuals to provide detailed troubleshooting information. However, where applicable, certain specific maintenance aids and adjustment procedures are included within individual manuals.

The purpose of this appendix is to provide general maintenance information such as required equipment, physical layout of modules within the system, interconnection for multiple box systems, power control, and installation and removal procedures for system units.

#### A.2 TEST EQUIPMENT AND TOOLS

Table A-1 lists various equipment, devices, and tools which may be required to perform tests and maintenance on the PDP-11 system.

	Item	Туре
Test Equipment	Oscilloscope	Tektronix Model 453 (or equivalent)
	Volt-Ohmmeter	Triplett Model 630 (or equivalent)
Devices	Extender Board	One W984A double extender board
		Two single extender boards (a W984A board cut in half)
	Maintenance	One W-130
	Module Set	One W-131
	IC Test Clip	
	Pin probe tip	Tektronix #30
	Pointed tip solder iron	Rated at less than 40 watts
	Package of Solderwick	This is used for removal of solder on printed circuit boards
Tools	Screw drivers	
	Allen wrench set	
	Needle nose pliers	
	Wire strippers	

#### Table A-1 **Test Equipment and Tools**

#### A.3 INSTALLATION OF ECO's

The procedures for installing engineering change orders (ECO's) on modules used in the PDP-11 system are listed in the Module Rework Standard, DEC SP 7605845-0-0, dated 7 August 1970.

#### A.4 MODULE IDENTIFICATION AND LAYOUT

The modules associated with the PDP-11 system unit are designated by an alphanumeric scheme as indicated on the various schematic prints. This scheme consists of a four-character designation, but at times may consist of only a three-character designation. The three-character scheme provides the same information as the four-character method by implying the value of the fourth character. This latter situation occurs on a system unit that can be housed at any system unit position within the overall PDP-11 system.

A typical system layout of a PDP-11/20 with six system units installed is shown in Figure A-1. This figure shows the units as viewed from the back panel pin side. The module and pin identification is as follows: ROW




Figure A-1 Typical System Layout

11-0128

- a. Assume a designation of F4A1. The first character (F) designates column F (the lower column running from front to back).
- b. The second character (4) designates row 4. (Sometimes the character is written as 04.) The rows run from side to side. Row 4 is the fourth from the front. Therefore, F4 designates that group of pins associated with columns F and row 4 (identified as ① in the figure). Row numbers 5, 10, 15, 20, and 25 are taken into account for the numbering sequence but do not contain modules or pins. They represent the spacing between blocks.
- c. The final two characters identify a specific pin within the F4 block. This identification method conforms to the standard DEC pin identification method used for double-sided modules. This method is shown on Figure A-1.

All KA11 Processor prints use this four-character identification method. The MM11-E core memory, the HSR/HSP PC-11 reader, and the KL11 Teletype® control all use the three-character method. The prime reason for doing this is to make all prints equally applicable regardless of which slot is used for system unit installation. In this method, the column is given the pin identification. No matter which row the modules are inserted into (provided the wiring is for that device), the modules have the same column and pin identification.

#### A.5 MODULE COMPONENT IDENTIFICATION

The individual components located on any module of the PDP-11 system are identified, along with physical location, on the first sheet of the specific module print set.

#### A.6 UNIBUS CONNECTIONS

Instructions for connecting to the Unibus or adding additional devices to an installation are covered in the Unibus Interface Manual, DEC-11-HIAA-D.

#### A.7 MULTIPLE BOX SYSTEMS

Whenever BA11 extension mounting boxes are added to an existing basic mounting box configuration, it is necessary to interconnect (by means of the Unibus), the AC LO and DC LO functions of each additional power supply. This is required to ensure that power failure in any box causes proper processor response. This requirement is also necessary for any user-manufactured and/or interfaced device which needs processor response to power failure and does not receive its power from a BA11 box.


#### A.8 POWER CONTROL


Primary power for a basic PDP-11/20 System is 120 VAC, 50/60 Hz (H720-A power supply). Variations in these values are possible by adhering to the wiring requirements shown on the H720 power supply schematics and assembly drawings which are part of the system print set.


The power receptacle at the rear of the H720 power supply always furnishes the same power as that supplied on the input line. The power at this receptacle is directly controlled by the POWER/OFF/PANEL LOCK switch on the programmer's console. The internal fans for individual BA11 mounting boxes are always across a 120-VAC source as long as wiring requirements for the H720 power supply are followed.


Those systems using a free-standing base cabinet (H960) have additional fans mounted in them. The number of fans and their power requirements are dependent on the system procurement specifications. In 120-VAC systems, cabinet fans are plugged into the H720 receptacle. Some 240-VAC systems may have two 120-VAC fans wired in series. Another possible 240-VAC configuration may use an H722 step-down transformer. In this case, the fan(s) are wired to the 120-VAC side of the transformer along with other 120-VAC options.

> NOTE If any change in input line power from its original configuration is anticipated, the procurement specifications must be considered.









The entire system (including options) can be controlled by using the POWER/OFF/PANEL LOCK switch on the programmer's console. This is accomplished by parallel connecting all additional mounting boxes, options, and peripherals from the receptacle to the main mounting box. Most DEC-manufactured equipment has receptacles for interconnecting other units in this fashion.


#### A.9 SYSTEM UNIT REMOVAL/INSTALLATION

The following procedure is to be used whenever removing a system unit from the mounting box. Refer to Figure A-2 for location of items mentioned in this procedure.

- a. Make certain that all power is turned off.
- b. Remove the top and bottom covers of the mounting box.
- c. Release the front bezel by removing the Phillip's head screw at each of the four corners.
- d. Remove the bezel.

### CAUTION

- This unit can be easily broken, so handle the bezel with care.
- e. Remove the two screws that secure the KY11-A programmer's console. These screws are located approximately two inches from the bottom on both side panels.



FRONT VIEW



- f. Open the fan door by releasing the two fasteners which are mounted on the door.
- g. Once the fan door is open, the following units are to be removed:
  - 1. Power bus (3 modules)
  - 2. M780 Teletype Control interconnecting cables
  - 3. M781 HSR/HSP Control interconnecting cables
  - 4. M920 Unibus connector
  - 5. KY11-A Console panel

CAUTION Because of the size of the KY11-A console and the extremely tight fit, extreme care must be used when removing this component in order to prevent damage.

#### A.10 MAINTENANCE TIPS

#### A.10.1 Diagnostic Programs

The MainDEC-11 diagnostic programs are designed to test particular devices, operations, or functions. Their purpose and operating instructions are included in the documentation supplied with each test tape. Processor Test 17 is an overall system exerciser and, as such, is a prime vehicle for isolating malfunctions of a device.

Once a fault has been isolated to a specific device by Test 17, the special tests for the device, operation, or function can be used to further determine the cause of the malfunction. This method, in most cases, determines

the hardware problem areas. However, a problem may exist, all diagnostic programs perform satisfactorily, yet user equipment and/or programs fail. In this instance, a more likely place to look for the cause of the problem is the user program and/or equipment.

#### A.10.2 KM11 Maintenance Set

The KM11 Maintenance Set consists of the W130 and W131 modules and is one of the most valuable tools that can be used to troubleshoot the KA11 Processor. The Maintenance Set provides a capability for single-clock stepping through programs, for disabling time out, and for providing BUS SSYN, all under operator control. It also furnishes indicators of ISR and BSR time states, MSYN, BSYN, Traps, R/W2, and condition codes. Three test indicators are available for connection of signals which may be desired in the course of troubleshooting. The connections can be made to the appropriate pins on the back panel wiring. Complete instructions for using the Maintenance Set are given in the *KM11 Maintenance Set Manual*.

#### A.10.3 Observation of Service Major State Operation

In order to observe operation through the various ISR states, the machine must be single-clocked by the KM11 Maintenance Set with the ENABLE/HALT switch in the ENABLE position. If this switch is set to HALT, the console always gains control in SERVICE \* ISR0, and the processor never proceeds through the rest of the major states.

### **APPENDIX B** LOGIC SYMBOLOGY

#### **B.1 GENERAL**

The symbology employed by the PDP-11 system and M-series modules is similar to MIL-STD-806B. This appendix describes the modified DEC symbology with definitions of logic functions, graphic representations of the functions, and examples of their application. A Table of Combinations is also shown. A more detailed explanation of M-series logic is contained in the 1970 DEC Logic Handbook.


#### **B.2 LOGIC SYMBOLS**

In the following list of logic symbols, truth tables accompany the graphic representations. The truth tables use the letter H to mean HIGH (+3V) and the letter L to mean LOW (0V).


#### **B.2.1 State Indicator**

A small circle symbol at the input(s) of a function indicates that the relatively low (L) input signal activates the functions; the absence of this symbol indicates that a relatively high (H) input signal activates the function. Similarly, a small circle at the output of a function indicates that the output terminal of the activated function is relatively low; the absence of this symbol at the output indicates that the output is relatively high. Examples of this symbology with the AND and OR functions follow.

B.2.1.1 State Indicator Absent – The symbol shown in Figure B-1 represents the AND function. The output (F) is high only when the inputs (A and B) are high.








#### Figure B-2 OR Function

B.2.1.2 State Indicator Present - The symbol shown in Figure B-3 represents one version of the NAND function. The output is low only when all of the inputs are high. NAND logic is the major gate configuration of the PDP-11 system.






Figure B-1 AND Function

Figure B-3 NAND Function



1	NPU	т	OUTPUT
A	B	C	F
L	L	L	н
L	L	н	н
L	н	L	н
L	н	н	н
н	L	ι	н
н	L	н	н
н	н	L )	н
н	н	н	ι

The symbol shown in Figure B-4 represents one version of the NOR function. The output is low if one or more of the inputs is high.




Figure B-4 NOR Function (First Version)

The symbol shown in Figure B-5 represents another version of the NOR function. The output is high if one or more of the inputs is low. Note that the truth table for this function is identical to one version of the NAND function.




Figure B-5 NOR Function (Second Version)

#### **B.2.2 Table of Combinations**


Figure B-6 illustrates the applications and functions of two variables and equivalents, as well as the relationship to DEC logic.

#### B.2.3 Flip-Flop

The flip-flop is a device that stores a single bit of information. (See Figure B-7.) It has three possible inputs, set, clear, and the data input (C and D). There are two data outputs, 0 and 1. If the D input is high when a pulse appears at the C input, the flip-flop sets (1). Similarly, if the D input is low when input C is pulsed, the flip-flop clears (0). The converse of the above two statements is true when the graphic symbol D input has a small circle preceding it. The direct clear and direct set inputs are normally high. The clear and set functions occur with a high-to-low transition.

#### **B.2.4 One-Shot Functions**

The symbols shown in Figures B-8, B-9, and B-10 show examples of the one-shot (OS) function. The output signal shape, amplitude, duration, and polarity are determined by the circuit characteristics of the OS device. When it is not activated, the one-shot device is in either a 0 or 1 state. When the input is pulsed by the appropriate level change, the 1 output goes high and remains high, and the 0 output goes low and remains low for the specific time of the device.



OR	A	в	c
	н н L	н Ц Н Ц	H L L L
	H H L	HLHL	L L H L
Do-x	H H L L	H L H L	L # L L
x	н н ц	H L H L	L L H
x	н н L	H L H L	H H H L
x X	H H L	H L H L	N L H H
	H H L L	H L H Ľ	H L H H
×	H H L L	HLHL	L H H H

#### Figure B-6 Table of Combinations





Figure B-7 Flip-Flop





#### Figure B-8 9601 One-Shot






Figure B-9 Positive Edge Triggered One-Shot (used only by memory logic)







#### B.2.5 One-Shot Delays

The one-shot delay shown in Figure B-11a provides a short pulse at its output as a function of a level change to low level on its input. The nominal duration of the pulse (pulse width) is noted by  $\tau$ . The nature of the circuit prohibits this delay from being one of close tolerance. Besides providing a pulse output, the circuit might be used for a delay if the rising edge of the pulse output is used as a clock input to a D-edge flip-flop.

A level delay is provided by the circuit shown in Figure B-11b. An input level transition to the low level causes the open collector gate to deactivate and the capacitor to charge through the resistor causing a delayed level change. The delay time is indicated by  $\delta$ .



a. One-Shot Delay (Pulser)



b. Level Delay

Figure B-11 One-Shot Delays

#### **B.2.6 Schmitt Trigger**

The symbol in Figure B-12 represents the Schmitt trigger (ST) function. This device is actuated when the input signal crosses a certain threshold voltage. Output signal amplitude and polarity are determined by the circuit characteristics of the device. The unactuated state of the ST is either 0 or 1. When actuated, it changes to the opposite state and remains there until the input no longer remains above the actuating threshold voltage.



Figure B-12 Schmitt Trigger

#### **B.2.7** Amplifier

The symbols shown in Figure B-13 represent a linear or nonlinear current or voltage amplifier. Level changers, inverters, emitter followers, and lamp drivers are examples of devices for which this symbol is applicable.

Figure B-13 Amplifier

#### **B.2.8 Time Delay Symbol**

The symbol for a delay is shown in Figure B-14. The duration is specified within the symbol except when there are two or more outputs. In this case, the outputs have the duration time adjacent to each output.



Figure B-14 Time Delay

#### B.2.9 General Logic Symbol

Symbols for functions not specified elsewhere are normally represented by a box as shown in Figure B-15. Examples of this symbology are shift registers, decoders, and buffers.

Figure B-15 General Logic Symbol

### **APPENDIX C DRAWING SET**

#### C.1 INTRODUCTION

This appendix describes the specific conventions used on all PDP-11 logic drawings. A certain measure of information is conveyed by the method of presentation. The PDP-11 prints and wire lists correlate all signal names and allow both forward and reverse tracing of signals. The prints conform, in general, to DEC STD 056, Distinctive Shape Logic Symbology. Specific characteristics and conventions are discussed in the following paragraphs.

#### C.2 LOGIC DRAWING ORGANIZATION

The logic drawings consist of individual print sets which cover individual modules. In the processor Timing and States print set, for example, four sheets are used to document the M728 Timing and States module. A cover sheet (K1-1) provides component reference and location, supply voltage filter capacitors, and notes covering signal and circuit conventions. The remaining sheets (K1-2, K1-3, and K1-4) provide the logic drawings for the module. Signal names within the logic relate this logic to the rest of the processor. It is this interrelationship among the modules that allows separate print sets to adequately document the processor.

Not all prints conform rigidly to the format followed in the processor but do adhere to the general plan. For example, because of less logic, the KL11 Teletype Control print set does not make use of the K numbers. However, the general concept is the same. The M780 Teletype Transmitter and Receiver module is covered by a four-sheet print set. The first sheet is the cover sheet which provides component reference and location, supply voltage filter capacitors, interface jumper structure, and notes covering signal and circuit conventions. The second sheet covers the bus logic common to both the transmitter and receiver; the third sheet covers transmitter logic, and the fourth sheet covers receiver logic.

#### C.3 SIGNAL NAMES

Signal names contain a print prefix (such as K1-2) and a polarity suffix (H or L). The print prefix identifies the logic print from which the signal originated. In the KA11 Processor, there are 15 such multiple-page print sets with the print prefix located in each title block. In the print prefix, the number immediately following the K identifies the print set and the next number identifies the page within the set. Thus, K5-3 indicates print set five, sheet 3. The print prefixes, KY and KM, refer to the KY11-A Programmer's Console and the KM11-A Maintenance Console, respectively. Signal names beginning with BUS are an exception to the convention above. These signals represent a wired OR situation with multiple sources.

The polarity suffix identifies the logic level at which the named condition is true. Thus, for the signal K1-2 DATA CLR H, DATA CLR is true when the signal level is high. Logic gates are enabled by the named signal condition when the input signal's polarity suffix coincides with the input state indicator. The gate is disabled by the named condition if a conflict occurs.

#### C.4 SIGNAL FLOW

Signal flow, as indicated by gate orientations, is from left to right or from bottom to top of the print. The majority of prints flow from left to right with all module output signals brought to the extreme right. This technique eases the search for a source signal referenced from another module set. For example, on the K6-2 print (DATA PATH CNTL) at drawing reference 4C, the signal K1-2 REG LATCH H is used. The source of this signal is easily found on the K1-2 print (Timing and States) on the extreme right at drawing reference 1C. If the source signal is within the same print set, it is on the same module and may not have a module pin. If no module pin exists, the signal source is within the drawing and not at the extreme right.

The Data Paths print sets (K7 and K8) have signal flow from the bottom to the top. Module output signals end in vertical lines; input control signals have horizontal lines; input data signals begin in vertical lines.

When searching for the origin of a specific signal, it may be helpful to refer to Appendix D. This appendix lists all processor signal names in alphabetical order and lists the print on which the signal is originated.

#### C.5 WIRE LIST

The wire list supplements the logic drawings. It lists those module pins (under common signal names) that are wired together and allows a signal to be traced from its source to all inputs. It is also possible to trace from inputs to source, but this is more easily provided for in the print prefix of the signal name.

Each signal name entry in the wire list notes the signal name (RUN NAME and A/P), the module pin for this entry (PIN NAME), the order in which the pin is wire trapped (BAY ORDER), the level at which the wrap is made (Z), and the drawings upon which the module pin appears (DRAW).

Since multiple prints exist for a given module, a single module pin might appear on several prints. Such situations are noted by entries under DRAW, with commas separating the sheet numbers (for example, K1-2,3,4). The manufacturing process ensures that specific module pins are interconnected. However, the order or level of interconnection is not tested or guaranteed.

Some differences in nomenclature exist between the prints and the wire list. The most notable exceptions are:

- a. The use of leading zeros in numerical fields to order signals. The print signal K1-2 S CLK H becomes K01-2 S CLK H on the wire list.
- K02-2 ISR FM 00 L on the wire list.
- becomes K02-3 DATO = ENTRY H on the wire list.

The wire list is ordered by print set number. In order to facilitate locating the point of origin of a specific signal, Appendix D provides a list of signals in alphabetical order and includes the appropriate print reference.

b. The wire list substitutes the letters FM (from) for a left arrow. The print signal K2-2 ISR  $\leftarrow$  0 L becomes

c. Some signal symbols have been changed. For example, the print signal K2-3 DATO# ENTRY H

## APPENDIX D PROCESSOR SIGNALS

Signal Name	Polarity	Drawing	Signal Name	Po
			ADRS MODE 4	L
A DATA 07	L	K07-2	ADRS MODE 4	н
A DATA 15	L	K08-2	ADRS MODE 5	. L
A FM DEST/INSTR	Н	K10-4	ADRS MODE (3+5+6+7)	Н
ACROSS DATA	L	K11-2	ADRS MODE (4+5)	Н
ADD	L	K10-2	ADRS MODE (4+5)*REG6	Н
ADD00	L	K07-2	ADRS MODE (6+7)	Н
ADD01	L	K07-2	ADRS MODE (6+7)	L
ADD02	L	K07-2	В	
ADD03	L	K07-2	B ACLO	L
ADD04	L	K07-2	B ACLO	н
ADD05	L	K07-2	B BBSY	Н
ADD06	L	K07-2	B DATA 07	L
ADD07	L	K07-2	B DATA 15	L
ADD08	L	K08-2	B D00	Н
ADD09	L	K08-2	B D01	Н
ADD10	L	K08-2	B D02	Н
ADD11	L	K08-2	B D03	Н
ADD12	L	K08-2	B D04	Н
ADD13	L	K08-2	B D05	Н
ADD14	L	K08-2	B D06	Н
ADD15	L	K08-2	B D07	Н
ADDRESS 0	Н	K13-4	B D08	Н
ADDRESS 1	Н	K13-4	B D09	Н
ADRS BIT 1	Н	K10-3	B D10	Н
ADRS BYTE OP	Н	K10-3	B D11	Н
ADRS DONE	L	K10-3	B D12	Н
ADRS DONE	Н	K13-3	B D13	Н
ADRS MODE 2	L	K10-3	B D14	Н
ADRS MODE 2	Н	K13-3	B D15	Н

•

Signal Name	Polarity	Drawing	Signal Name	Polarity
B DEST (0)	Н	K01-4	BIS	L
B DEST (1)	Н	K01-4	BIT	L
B EXEC (0)	н	K01-4	BR	L
B EXEC (1)	Н	K01-4	BRANCH	L
B FETCH (0)	Н	K01-4	BRANCH	H
B FETCH (1)	Н	K01-4	BRQ	
B INTR	Н	K13-3	BSR FM 12	
B MSYN	Н	K13-3	BSR FM 15	
B SACK	Н	K02-3	BSR FM 17	
B SERVICE	Н	K01-4	BSR 00	Н
B SOURCE (1)	Н	K01-4	BSR 01	L
B SSYN	L	K13-3	BSR 01	H
B SSYN	Н	K13-3	BSR 03	Н
BAR00 (1)	Н	K09-5	BSR 07	Н
BAR01 (1)	Н	K09-5	BSR 08	L
BAR02 (1)	Н	K09-5	BSR 08	Н
BAR03 (1)	Н	K09-5	BSR 12	L
BAR04 (1)	н	K09-4	BSR 12	Н
BAR05 (1)	Н	K09-4	BSR 14	L
BAR06 (1)	Н	K09-4	BSR 14	Н
BAR07 (1)	Н	K09-4	BSR 15	L
BAR08 (1)	Н	K09-3	BSR 15	Н
BAR09 (1)	Н	K09-3	BSR (1+3+7)	Н
BAR10(1)	Н	K09-3	BSR (3+7)	Н
BAR11 (1)	Н	K09-3	BSR (7+8)	H
BAR12 (1)	н	K09-3	BSR (7+14)	Н
BAR13 (1)	Н	K09-3	BSR (15+14+12+8)	Н
BAR14	Н	K09-3	BSR14 + SVC * ISR0	L
BAR14 (1)	Н	K09-3	BUS IN DONE	
BAR15 (1)	Н	K09-3	BUS IN DONE	H
BAR16 (1)	Н	K09-2	BUS INDICATOR	Н
BAR17 (1)	Н	K09-2	BYTE OP	Н
BBSYF (0)	Н	K12-3	С	
BBSYF (1)	Н	K12-3	C (1)	н
BC0 (1)	Н	K13-2	C DATA	Н
BC1 (1)	Н	K13-2	CARRY 00	L
BERRF (0)	Н	K12-2	CARRY 00 (0)	H
BIC	L	K10-2	CARRY 07	L
BINARY	L	K10-2	CARRY 15	
BINARY	Н	K13-3	CARRY DATA	L

Drawing	
K10-2	
K10-2	
K10-2	
K06-3	
K10-2	
K03-2	
K02-3	
K02-3	
K02-3	
K01-3	
K15-2	
K02-2	
K02-2 K13-4	
K13-4 K10-3	
N10-3	
K09-5	
K09-5 K10-4	
K01-2	
K06-5	
K07-2	
K08-2	
K11-2	

Signal Name	Polarity	Drawing	Signal Name
CARRY INSTR	Н	K10-4	DATIP
CBRF	Н	K03-2	DATO ENTRY
CBRF (0)	Н	K03-2	DATO ENTRY
CC OP	Н	K10-3	DATO = ENTRY
CHANGE CODES	L	K10-3	DEC
CLK	L	K01-2	DEP
CLK	Н	K01-2	DEP
CLK BR	L	K02-3	DEST MODE 0
CLK BAR	Н	K13-3	DEST MODE 0
CLK C	Н	K10-4	D00
CLK IR	Н	K06-2	D01
CLK N'Z'V	Н	K10-4	D02
CLK OFF (0)	Н	K01-2	D03
CLK OFF (1)	Н	K01-2	D04
CLK PDNF	Н	K15-2	D05
CLK RESTART	L	K01-2	D06
CLK RUN (1)	Н	K01-2	D07
CLK T	Н	K10-4	D08
CLR	L	K10-2	D09
CMP	L	K10-2	D10
CNPRF (1)	Н	K03-2	D11
CONS BR	Н	K13-4	D12
CONS GRANT (0)	н	K12-3	D13
CONS GRANT (1)	Н	K12-3	D14
CONS NPR	Н	K13-4	D15
CONSF (0)	Н	K13-4	D07/0 ZERO
CONSF (1)	Н	K13-4	D15/0 ZERO
CONT	L	KY-3	D15/8 ZERO
CONT	Н	KY-3	E
CSR 00	Н	K13-4	EXAM
CSR 00 (1)	Н	K13-4	EXAM
CSR 01	Н	K13-4	EXAM
CSR 02	L	K13-4	
CSR 02	Н	K13-4	(EXAM+DEP)
CSR 03	Н	K13-4	(EXAM*DEP)
D			EXEC FM 1
D PERIF RELEASE	L	K02-3	(EXEC*ISRO)
DATA CLR		K01-2	(EXEC*ISR1)
DATA CLR	H	K01-2 K01-2	(EXEC*JSR)
DATA WAIT FM 1	L	K01-2 K06-2	EXTRA

Polarity	Drawing
L	К13-2
L	K13-2
Н	K13-2
Н	К02-3
L	K10-2
L	КҮ-3
н	K13-4
L	K10-3
Н	K13-3
Н	K07-2
Н	K08-2
L	К09-2
L	К09-2
L	К09-2
L	
L H	КҮ-3 КҮ-3
н Н	
	K13-4
L	K06-5
Н	К02-3
Н	K01-4
Н	K06-3
H	К02-2
Н	K04-3
Н	K06-3

Signal Name	Polarity	Drawing	Signal Name	Polarity
F			HALT	Н
FETCH FM SVC	Н	K15-2	HALT F (1)	L
(FETCH*ISR0)	Н	K02-2	HIGH C DATA	L
(FETCH*ISR1)	Н	K01-4	I	
r t			INCF	L
GATE C	Н	K10-4	INIT	L
GATE CC FM BYTE	H	K11-2	INIT	
GATE CC FM WORD	H	K11-2	INIT	Н
GATE LEFT 15/0	H	K06-3	INSTR STPM 02	Н
GATE RAFM DEST	H	K04-3	INSTRUCTION 02	H
GATE RAFM SOURCE	Н	K04-3	INSTR STPM 04	Н
GATE RAFMBAR	H	K04-3	INTERNAL ADRS	н
GATE FARMSAD	H	K04-2	INTERNAL ADRS	L
GATE RIGHT 15/0	H	K06-3	INTRF (0)	Н
GATE ROT/SHF	Н	K10-4	INTRF (1)	Н
GATE SEX	Н	K06-4	IR00 (1)	Н
GATE STFMD	Н	K10-4	IR01 (1)	н
GATED B INTR	L	K13-3	IR02 (1)	н
GATED P RESTART	L	K15-2	IR03 (0)	н
GRANT BR	н	K02-3	IR04 (0)	Н
GRANT	Н	K02-3	IR05 (0)	Н
GATE A FM-BD15/0	н	K06-4	IR06 (1)	н
GATE A FM RO	Н	K06-3	IR07 (1)	н
GATE A FM-R0	н	K06-3	IR08 (1)	н
GATE A FM R15/1	н	K06-3	IR09 (0)	н
GATE A FM-R15/1	н	K06-3	IR10 (0)	н
GATE ADD 7/0	Н	K06-3	IR11 (0)	н
GATE ADD 15/8	Н	K06-3	IR12 (1)	н
GATE B FM BD15/0	Н	K06-4	IR13 (1)	н
GATE B FM R15/8	Н	K06-4	IR14 (1)	Н
GATE B FM STPM	Н	K06-4	IR15 (1)	Н
GATE B/ISR0	Н	K10-4	ISR F M02/SERVICE	L
GATE B/ISR1	Н	K10-4	ISR F M02/SERVICE	Н
GATE BUS FM D	Н	K09-2	ISR FM 00	L
GATE BUS FM SR	Н	K13-2	ISR FM 1	L
GATE BYTE 7/0	Н	K06-3	ISR FM 15	L
GATE BYTE 15/8	Н	K06-3	ISR 00	н
8			ISR 00	L
HALT	L	КҮ-3	ISR 01	Н
HALT	Н	KY-3	ISR 01	L

D-4

.

Drawing	
K10-3	
K10-5 K11-2	
K11-2	
K13-4	
КҮ-3	
K13-2	
K13-2	
K10-4	
K10-4	
K10-4	
K02-2	
K02-2	
K12-3	
K12-3	
K09-5	
K09-5	
K09-5	
K09-5	
K09-4	
K09-4	
K09-4	
K09-4	
K09-3	
К09-3	
К09-3	
K09-3	
K09-3	
K09-3	
K09-3	ł
K09-3	
K02-2	
K02-2	
K02-2	
K02-3	
K02-3	
K01-3	
K01-3	
K01-3	
K01-3	

Signal Name	Polarity	Drawing	Signal Na
ISR 02	Н	K01-3	NO SACK (0)
ISR 03	Н	K01-3	NPR ENABLE
ISR 03	L	K01-3	NPR ENTRY
ISR 07	Н	K01-3	NPRF
ISR 07	L	K01-3	0
ISR 08	Н	K01-3	ODD ADRS ERR
ISR 08	L	K01-3	ODD ADRS ERR
ISR 12	Н	K01-3	OVFLF (1)
ISR 21	L	К01-3	P
ISR 14	Н	K01-3	P CLR DATA WAIT
ISR 15	Н	К01-3	P CONSF (1)
ISR (1+3)	Н	K01-3	P DATA START
ISR (3+7)	Н	K01-3	P RESTART
ISR (12+15)	Н	K01-3	P TIME OUT
(ISR12* - INTRF)	L	K13-2	PARTIAL BST FM 1
J			PERIF RELEASE
JMP	L	K10-3	PERIF RELEASE
JMP	Н	K04-2	PROC BG 04
(JMP*JSR)	L	K10-3	PROC BG 05
JSR	L	K10-2	PROC BG 06
JSR	Н	K10-2	PROC BG 07
L			PROC CNTL
LATCH A 15/0	Н	K06-2	PROC CNTL
LATCH B (0)	H	K06-2	PROC RELEASE
LATCH B 15/0	H	K06-2	PROC RELEASE
LEFT DATA 00		K10-2	PUPF (0)
LOAD ADRS		K13-4	PWRF
LOAD ADRS		KY-3	PWRF
LOAD ADRS	H	K13-4	PWR UP
LOAD ADRS	H	K13-4 KY-3	P1 CSR 00
LTC		K14-2	PI CSR
	L	K1+2	P1 CSR
Μ			P2 CSR
M CLK	L	КМ-2	P2 CSR
M CLK ENABLE	L	КМ-2	P3 CSR
MOV	L	K10-2	P3 CSR
MSYN (1)	Н	K13-3	
Ν			R
N (1)	Н	K09-5	REG ADRS
N DATA	L	K11-2	REG ADRS

Signal Name	Polarity	Drawing
NO SACK (0)	Н	K13-2
NPR ENABLE	L	K15-2
NPR ENTRY	Н	K12-3
NPRF	Н	К03-2
0		
ODD ADRS ERR	L	K10-3
ODD ADRS ERR	H	K13-2
OVFLF (1)	Н	K12-2
P		
P CLR DATA WAIT	Н	K06-2
P CONSF (1)	Н	K13-4
P DATA START	Н	K06-2
P RESTART	L	K13-2
P TIME OUT	L	K13-2
PARTIAL BST FM 1	L	K02-3
PERIF RELEASE	L	K02-3
PERIF RELEASE	Н	K02-3
PROC BG 04	Н	K03-2
PROC BG 05	Н	K03-2
PROC BG 06	Н	K03-2
PROC BG 07	Н	K03-2
PROC CNTL	L	K15-2
PROC CNTL	H	K13-4
PROC RELEASE	L	K02-2
PROC RELEASE	H	K02-2
PUPF (0)	Н	K03-3
PWRF	L	K03-3
PWRF	Н	K03-3
PWR UP	Н	K13-2
P1 CSR 00	Н	K13-4
P1 CSR	Н	K13-4
P1 CSR	L	K13-4
P2 CSR	H	K13-4
P2 CSR	L	K13-4
P3 CSR	Н	K13-4
P3 CSR	L	K13-4
R	_	
REG ADRS	L	K04-3
REG ADRS	Н	K09-2
		1007-2

Signal Name	Polarity	Drawing	
REG GATE	Н	K01-2	SAD 02
REG LATCH	Н	K01-2	SAD 03
REG 6	L	K10-3	SBC
RESET	L	K10-3	S/CYCLE
(RESET+ HALT)	Н	K10-3	SERV 0
REQUEST	Н	K02-3	SERV 0
RIGHT DATA 07	L	K10-4	SERVICE
RIGHT DATA 15	L	K10-4	SERVICE
ROT/SHF	L	K10-3	(SERVICE*
ROT/SHF C DATA	L	K10-4	(SERVICE*
ROT/SHF L	Н	K10-3	(SERVICE*
ROT/SHF R	Н	K10-3	(SERVICE*
RTI	L	K10-3	SHIFT 1 SF
RTI	Н	K10-4	S/INST
RTS	Н	K10-3	(SO+DE)
R/W1	н	K01-2	(SO+DE)
R/W2	Н	K01-2	SOURCE M
R/W3	L	K01-2	SOURCE M
R/W3	н	K01-2	SR ADRS
R00 (1)	Н	K05-2	SR16 (swite
R01 (1)	Н	K05-2	SR16 (swite
R02 (1)	Н	K05-2	SR17
R03 (1)	H	K05-2	SR17
R04 (1)	н	K05-2	SSYN (1)
R05 (1)	Н	K05-2	ST ADRS
R06 (1)	Н	K05-2	(ST+EX+DI
R07 (1)	н	K05-2	ST PTR CL
R08 (1)	Н	K05-2	STADRS
R09 (1)	Н	K05-2	START
R10(1)	н	K05-2	START
R11 (1)	Н	K05-2	START
R12 (1)	н	K05-2	START F (
R13 (1)	н	K05-2	STPM 02
R14 (1)	Н	K05-2	STPM 03
R15 (1)	Н	K05-2	STPM 04
S			SUB
S CLK	L	K01-2	SVC CLR C
S CLK	H	K01-2	SVC FM IN
SAD 00	Н	K04-2	SWAB
SAD 00	H	K04-2	ST05 (1)

Signal Name	Polarity
SAD 02	н
SAD 03	Н
SBC	L
S/CYCLE	L
SERV 0	L
SERV 0	Н
SERVICE	L
SERVICE	Н
(SERVICE*ISR0)	L
(SERVICE*ISR0)	Н
(SERVICE*ISR0)	L
(SERVICE*ISR8)	L
SHIFT 1 SR	Н
S/INST	L
(SO+DE)	Н
(SO+DE)	L
SOURCE MODE 0	L
SOURCE MODE 0	Н
SR ADRS	Н
SR16 (switch reg.)	Н
SR16 (switch reg.)	L
SR17	Н
SR17	L
SSYN (1)	Н
ST ADRS	Н
(ST+EX+DEP)	Н
ST PTR CLK	L
STADRS	L
START	L
START	Н
START	Н
START F (1)	Н
STPM 02	Н
STPM 03	Н
STPM 04	Н
SUB	L
SVC CLR OVFLF	Н
SVC FM INSTR	Н
SWAB	Н
ST05 (1)	Н

	Drawing
	K04-2
	K04-2
	K10-2
	КҮ-3
	K15-2
	K15-2
	K01-4
	K01-4
	K12-3
	K12-3
	K01-3
	K01-3
	K02-2
	КҮ-3
	K01-4
	K01-4
	K13-3
	K10-3
	K09-2
	КҮ-3
	КҮ-3
	KY-3
	KY-3
	K13-3
	К09-2
	K06-4
	K01-3
	K02-3
	КҮ-3
	КҮ-3
	K13-4
	K13-4
	K12-3
	K12-3
	K12-3
	K10-2
	K12-2
	K10-4
	K10-3
··	K09-4

Signal Name	Polarity	Drawing	Signal Name
ST06 (1)	Н	K09-4	Y
ST07 (1)	Н	K09-4	Y00
Т			Y01
T (1)	Н	K09-4	Y10
TEST	L	K04-3	Y11
TEST	Н	K10-4	Z
TIME OUT (0)	Н	K13-2	Z (1)
TIME OUT (1)	L	K13-2	ZDATA
TP1	L	K13-2	
TP2	Н	K13-4	
TP2	Н	K02-3	
TRAPS	L	K12-3	
TRAPS	Н	K12-3	
TRACF (1)	Н	K12-3	
TST 01	Н	KM-2	
TST 02	Н	KM-2	
U			
(U+B+R/S)	L	K10-3	
(U * B * R/S)	H	K13-3	
(U * R/S)		K01-4	
(U+R/S)	H	K10-3	
V		K10-5	
V (1)		K09-5	
V DATA	H L	K09-5 K11-2	
W	L	K11-2	
	, , , , , , , , , , , , , , , , , , ,	W10.2	
WAIT	L	K10-3	
WAIT	H	K02-3	
WAIT CLR	Н	K15-2	
(WAIT * -TRAPS)	L	K15-2 K04-3	
W/ENABLE 7/0		K04-3	
W/ENABLE 15/8 (WORD+MOVE)	L	K06-4	
WRITE 7/0	L H	K01-2	
WRITE 15/8	H	K01-2 K01-2	
X	п	K01-2	
X00	H	K05-2	
X01	Н	К05-2	
X10	Н	К05-2	
X11	Н	K05-2	

Polarity	Drawing	
Н	K05-2	
н	K09-5	
н	K11-2	
1		

## APPENDIX E PRODUCT CODE FOR SOFTWARE PRODUCTS

E.1 INTROI	DUCTION		Series	Comp
This append	ndix describes the codes used to identify DEC software products. When a product is part of the		DEC 9U PDP-9	
maintenance	library, the code is preced	ed by the word MainDEC. When a product is a programming library	DEC or MainDEC 09	Across the boa
product, the	code is preceded by the wor	d DEC. The code itself is an eight-digit code in the form:	MainDEC 9A	PDP-9 only
		XX-XXXX-XX	MainDEC 9I	Int 4K PDP-9I
An explanati	on of each of the digits in th	e code is presented in the following paragraphs.	10	PDP-10 (all sys
			11	PDP-11 (all sys
	TER SERIES – [XX]-XXX		Т3	PDP-10/30 on
	-	ode following the word DEC or MainDEC are used to designate the	T4	PDP-10/40 on
computer ser	ies. Any of the following are	-	Т5	PDP-10/50 on
	Series	Computer	Т9	PDP-10/40 and
	00	Not computer-oriented	СР	Computer Pac
	01	PDP-1		-
	04	PDP-4	E.3 PRODUCT IDENTIFICATION – XX-[X	-
	05	PDP-5	The next grouping of four characters represer	nts the product ide
	58	PDP-5 and 8	E.3.1 Major Category	
	06	PDP-6		en is the Main O
	07	PDP-7	The first character of the product identificati	on is the Major Ca
	79	PDP-7 and 9	Major Category	De
	08	PDP-8	A A	ssembler
	8S	PDP-8/S		ibliographies
	T8	TSS 8		heckout support
	81	PDP-8/I		iagnostics – See
	8L	PDP-8L		etails
	L8	Linc-8	E E	diting
	LB	Lab-8	F F	unction/subroutin
	DEC 9A	PDP-9 Advance Package	G G	eneral Manuals
	DEC 9B	PDP-9 Basic Package	н н	ardware (general d
	DEC 9L	PDP-9L	I In	stallation
	DEC 9S	PDP-9 Advanced System source tapes	J D	DT
	DEC 9T	PDP-9 Paper Tape System	K Co	ompiler

#### nputer

Ctape System board on 9 line

P-9I

systems)

l systems)

only

only

only

and 10/50 only

Pac

identification.

Category.

Description

See Section 2.5 for further

tine

al description)

LLoaderWSystemMMonitorXInstructionMNotion or techniques or applicationsYLibraryOZSpecial case;PPP1 − 0To uniquely ondy efficientQQuilty Control, CheckoutE.3.3 Option Category (System SPrograms Programs Progr	dentify a se y fall into a n E.3.5 for option ca he software ered in plac Descript or vice ver
Notes on Techniques or applications     Y     Library       O     Z     Special case;       O     Q     Quality Control, Checkout     To uniquely       R     Routines (other than functions and utility)     S     System Configuration (operating, libraries, etc.)       T     Test and demonstration     E.3.3 Option Category (Systems Programs Only. See Section E.3.5 or Main DECs)       V     U     User Applications (desk calculation, oceanor graphic - test.)     The third character of the product identification is the designation indicates hardware features recessary to utilize tape apply. Tapes in this category will be sequentiation       V     V     Notes on the above apply     A       X     Utility     C     C       X     Minor Category     E     Extended ari       E.3.2 Minor Category (Systems Programs on the above apply     E     E       E     Special case; none of the above apply     E     A       B     Builder     G     F     File oriented       F     C     C     C     K     K	dentify a se y fall into a n E.3.5 for option ca he software ered in plac Descript or vice ver
0       Z       Special case;         P       PIP       1 - 0       To uniquely only efficients, out into the formation into the second character of the product identification is the designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be securitally numl designation indicates hardware features necessary to utilize the apply. Tapes in this category will be secure the apply. Tapes in this category will be secure the apply. Tapes in this category will be secure the apply to be apply. Tapes in this category will be secure the apply to be apply. Tapes in this category will be secure the apply to be apply for the apply to be apply. Tapes in this category will be secure the apply to be apply. Tapes in this category will be secure the apply to be apply. Tapes in this category will be secure the apply to be apply to be apply to be apply. Tapes in this category will be secure the apply to the secure the apply to be apply to the sec	dentify a se y fall into a n E.3.5 for option ca he software ered in plac Descript or vice ver
P     PIP     1 − 0     To uniquely only efficient       Q     Quality Control, Checkout     1 − 0     To uniquely only efficient       R     Routines (other than functions and utility)     E.3.3 Option Category (Systems Programs) >J. See Section tilter that character of the product identification is the designation indicates hardware features necessary to utilize tage apply. Tages in this category will be set tilter applications (desk calculation, oceano- graphie etc.)     Te third character of the product identification is the designation indicates hardware features necessary to utilize tage apply. Tages in this category will be set tage apply. Tages in this category will be apply. Tages apply. Tages apply. Tages apply. Tages apply. Tages apply. Tages apply	dentify a se y fall into a n E.3.5 for option ca he software ered in plac Descript or vice ver
Q     Quality Control, Checkout     only efficient       R     Routines (other than functions and utility)     S       S     System Configuration (operating, libraries, etc.)     T       T     Test and demonstration     T       U     User Applications (desk calculation, oceano-graphic etc.)     T       V     A     A       V     A     A       V     A     A       X     C     C       Y     Utility     C     C       Z     Special case; none of the above apply     E     E standed ari       E.3.2 Minor Category (Systems Programs or Use Section E.3.5 for MainDECs)     F     File oriented       The second character of the product identification is the Minor Category.     G     I       A     Algol     I     I       A     Algol     I     I       A     Algol     I     I       A     Algol     I     I       B     Builder     K     KSR35 keyb       C     Colool     K     KSR35 keyb       C     Colool     Line printer       A     Algol     I       A     Algol     I       C     Colool     K       F     Fortran <t< td=""><td>y fall into n n E.3.5 for option ca he software ered in plac <b>Descrip</b> or vice ver</td></t<>	y fall into n n E.3.5 for option ca he software ered in plac <b>Descrip</b> or vice ver
R Routines (other than functions and utility) S System Configuration (operating, libraries, etc.) T Test and demonstration U User Applications (desk calculation, oceano- graphic etc.) V V V V V V V V V V V V V	n E.3.5 for option ca he software ered in plac <b>Descrip</b> or vice ver
S System Configuration (operating, libraries, etc.) T Test and demonstration U User Applications (desk calculation, oceano- graphic etc.) V USER A A/D Converter A A/D	option ca he softward ered in plac Descrip
S System Configuration (operating, libraries, etc.) T Test and demonstration U User Applications (desk calculation, oceano- graphic etc.) V V V V V V V V V V V V V	option ca he softward ered in plac Descrip
tage apply. Tapes in this category will be sequentially number tage apply. Tapes in this category will be sequentially number tage apply. Tapes in this category will be sequentially number option Category V A A/D converter A/D	ered in plac Descrip
U       User Applications (desk calculation, oceano- graphic etc.)       Option Category       A       A/D converter         N       A       A/D converter       B       B       B         X       C       Card       Disk conly       Disk conly       C       Card       Disk conly         Y       Utility       Special case; none of the above apply       E       E       Extended ari         E.3.2 Minor Category (Systems Programs only. See Section E.3.5 for MainDECs)       F       File oriented       File oriented         The second character of the product identification is the Minor Category.       G       If the speed receive and the second character of the product identification is the Minor Category.       H       High-speed receive and the second character of the product identification is the Minor Category.       G       If the second character of the product identification is the Minor Category.       G       If the second character of the product identification is the Minor Category.       H       High-speed receive and the second character of the product identification is the Minor Category.       If the second character of the product identification is the Minor Category.       If the second character of the product identification is the Minor Category.       If the second character of the product identification is the Minor Category.       If the second character of the product identification is the Minor Category.       If the second character of the product identification is the Minor Category.	Descrip
V       A       A/D converted         W       B         X       C       C and         Y       Utility       D       Disk only         Z       Special case; none of the above apply       E       Extended ari         E.3.2 Minor Category (Systems Programs only. See Section E.3.5 for MainDECs)       F       File oriented         The second character of the product identification is the Minor Category.       G       Image: Comparison of the above apply         Minor Category       Description       H       High-speed red         A       Algol       Image: Comparison of the above apply       Image: Comparison of the above apply         B       Builder       Image: Comparison of the above apply       Image: Comparison of the above apply         A       Algol       Image: Comparison of the above apply       Image: Comparison of the above apply         B       Builder       Image: Comparison of the above apply       Image: Comparison of the above apply         C       Cobol       Image: Comparison of the above apply       Image: Comparison of the above apply         B       Builder       Image: Comparison of the above apply       Image: Comparison of the above apply         F       Fortran       Omage: Comparison of the above apply       Image: Comparison of the above apply <td>or vice ver</td>	or vice ver
W     B       X     C     Card       Y     Utility     D     Disk only       Z     Special case; none of the above apply     E     Extended ari       E.3.2 Minor Category (Systems Programs only see Section E.3.5 for MainDECs)     F     File oriented       The second character of the product identification is the Minor Category.     G     F       Minor Category     Description     H     High-speed red       A     Algol     I     I       B     Builder     J     I       C     Cobol     K     KSR35 keybe       C     Cobol     K     KSR35 keybe       F     Fortran     M     Magtape       F     Fortran     O     Pletter       G     Procedural Guide     P     Paper tape       H     Sort or merge     P     Paper tape       I     I/O     R     Scoree	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ımetic elen
Y     Utility     D     Disk only       Z     Special case; none of the above apply     E     Extended and       E.3.2 Minor Category (Systems Programs Uses Section E.3.5 for MainDECs)     F     File oriented       The second character of the product identification is the Minor Category.     G     File oriented       Minor Category     Description     H     High-speed regime       A     Algol     J     J       B     Builder     J     J       C     Cobol     K     KSR35 keyber       D     Debug (other than octal)     L     Line printer       F     Fortran     N     Magtape       F     Fortran     Q     Plotter       G     Procedural Guide     P     Paper tape       I     I/O     Q     Paper tape       J     Conversational     Score     Score	ımetic elen
ZSpecial case; none of the above applyEExtended andE.3.2 Minor Category (Systems Programs only. See Section E.3.5 for MainDECs)FFile orientedThe second character of the product identification is the Minor Category.GFMinor CategoryDescriptionHHigh-speed redAAlgolIFBBuilderJFCCobolKKSR35 keybeDDebug (other than octal)LLine printerFFortranOPlotterGProcedural GuidePPaper tapeHSort or mergeQIJConversationalRScrope	ımetic elen
E.3.2 Minor Category (Systems Programs only. See Section E.3.5 for MainDECs)         F         File oriented           The second character of the product identition is the Minor Category.         G         G         G           Minor Category         Description         H         High-speed reference           A         Algol         I         G	
The second character of the product identificition is the Minor Category.       G         Minor Category       Description       H       High-speed restriction         A       Algol       I       I       I         B       Builder       J       J       I       I         C       Cobol       K       KSR35 keybol       K       L Line printer         D       Debug (other than octal)       L       Line printer       M         E       Program Development       M       Magtape         F       Fortran       O       Plotter         G       Procedural Guide       P       Paper tape         H       Sort or merge       Q       I         J       Conversational       R       Score	
Minor CategoryDescriptionHHigh-speed rescriptionAAlgolIBBuilderJCCobolKKSR35 keybolDDebug (other than octal)LLine printerEProgram DevelopmentMMagtapeFFortranOPlotterGProcedural GuidePPaper tapeII/OQIJConversationalR	
A     Algol     I       B     Builder     J       C     Cobol     K     KSR35 keybe       D     Debug (other than octal)     L     Line printer       E     Program Development     M     Magtape       F     Fortran     O     Plotter       G     Procedural Guide     P     Paper tape       H     Sort or merge     Q     I       J     Conversational     Scorpe	der and/or
AAlgolJBBuilderJCCobolKDDebug (other than octal)LEProgram DevelopmentMFFortranNGProcedural GuidePHSort or mergePII/OQJConversationalR	,,
CCobolKKSR35 keybeDDebug (other than octal)LLine printerEProgram DevelopmentMMagtapeFFortranNIGProcedural GuidePPlotterHSort or mergePPaper tapeII/OQIJConversationalScope	
DDebug (other than octal)LLine printerEProgram DevelopmentMMagtapeFFortranNNGProcedural GuidePPlotterHSort or mergePPaper tapeII/OQRJConversationalS	ard only
Debug (other than octal)MMagtapeEProgram DevelopmentNFFortranOGProcedural GuideOHSort or mergePII/OQJConversationalR	-
FFortranNGProcedural GuideOPlotterHSort or mergePPaper tapeII/OQRJConversationalSScope	
G     Procedural Guide     O     Plotter       H     Sort or merge     P     Paper tape       I     I/O     Q       J     Conversational     R	
HSort or mergePPaper tapeII/OQRJConversationalSScope	
I I/O Q J Conversational R	
J Conversational R	
S Scope	
L Linking T DECtape only	
M Macro U	
N Translator V 680 system	
O Octal Debug W	
P Copy X Extended cor	only
Q Arithmetic Y More than on	tape apply
R Reference Z Special case;	one of the
1-0 To uniquely	lentify a se
T Batch only efficient	<i>i</i> fall into r
II Undating Programs For PDP-12 only 1 = 12A	
$\begin{array}{c} 0 \\ V \\ V \\ Verify \\ \end{array} \begin{array}{c} 2 = 12B \\ 3 = 12C \end{array}$	

### Description

f the above apply

y a series of programs that into major category

o for MainDECs)

n category. Special is designated by Z. The tware; Y in this category means more than one n place of the Y.

#### scription

ce versa

element

nd/or punch

apply

f the above apply.

y a series of programs that into major category

E.3.4 Revision Category		Mode	Descrip
The last character of the product identification for DEC products is to be a sequential lettering scheme to identify revisions.		А	ASCII
		В	Binary
E.3.5 Minor Category (Diagnostic Program	ms Only)	С	Combined mode
The second character of the product iden		D	Dump
		F	FIODEC
Minor Category	Description	Н	Hardware readin
0	Processor, EXT arithmetic, options (i.e., I/O	I	FIODEC binary
	operations)	Μ	Readin-mode (R
1	Memory, EXT memory	Ν	Notice of change
<ol> <li>Reader, punch, TTY, printer</li> <li>DECtape, LINC tape</li> </ol>	Reader, punch, TTY, printer	О	Other (Linctape
	DECtape, LINC tape	Р	Package
4	Magnetic tape	R	Relocatable bina
5	Disk, drum	Т	Test patterns or
6	Displays, A-D, character generators	digit	A numbering se
7 Systems test			only
8	Special devices	(SPACE)	English Text
9	Other than above		

#### E.5 SPECIAL CLASSIFICATION

Special Code

Α

D

L

Р

Т

E.3.6 Unique Designation Category

The last two digits of the product identification for MainDEC products are to be some sequential numbering or lettering scheme to identify individual products within the major and minor classifications. A suggested scheme is to begin with AA, using AB to supersede AA.

In situations where several products are covered by the same manual, or vice versa, the dominant product or manual has a product code ending in zero (xxx0). Each of the subset products takes on a sequential number (i.e., the general manual is numbered MainDEC-08-D1L0-D and the tapes in the series MainDEC-08-D1L1-PB and MainDEC-08-D1L2-PB).

#### E.4 DISTRIBUTION METHOD - XX-XXXX-[XX]

The last two characters of the Product Code are used to represent the method by which the product is distributed.

The first of the last two characters may be any of the following:

#### An example of the cover sheet for a sample program would be: Medium Description С Cards D Document Listing L М Magtape Date Created: Р Paper tape Maintainer: U DECtape Tapes in this series are numbered: digit A numbering series used in ASCII paper tapes only G General

The second of the last two characters represents the mode in which the product is distributed.

There is a provision made for a single-lettered special classification to follow the last two digits of the code. This letter should be enclosed in parentheses.

XX	XX	XX	-X2	K

Draft copy

Proposal

Test version

E.6	TYPICAL	EXAMPLE

Identification Product Code: DEC-08-YQYA-D Product Name: Floating Point Package April 18, 1965 Software Service Group

DEC-08-YQ1A-PB DEC-08-YQ2A-PB DEC-08-YQ3A-PB DEC-08-YQ4A-PB

#### iption

odes

din ry (RIM) nge pe, special binary, etc.)

inary or test conditions series used in ASCII paper tapes

(X) -

Description

Alternate mode (Product for one computer in format of another computer)

Limited distribution

## APPENDIX F PDP-11 GLOSSARY

#### А

		dissentione	To translate nom a symbolic pl
*absolute address	A binary number that is permanently assigned as the address of a storage location.		operation codes for symbolic ope for symbolic addresses.
*absolute loader	A routine that allows the user to load blocks of code and data from paper tape punched in the absolute binary format.	assembler	A program that performs the tran
access time	The time interval between the instant at which data is called for (or requested to be stored) from a storage device and the instant delivery (or storage) is started.	asynchronous	Not synchronous. An asynchrone elements of that device to be open
accumulator	A 16-bit register or memory location in which the result of an operation is formed.	*autodecrement	An address mode in the PDP-11
*active release	Pertains to the Unibus. Indicates that the bus control is passed from the bus master to the processor by means of an interrupt operation. See "passive release."		register before the register is used byte (decrement by 1) or word (d
address	A label, name, or number which designates a location where information is stored.	*autoincrement	An address mode in the PDP-11 register after the register is used. T
address field	That portion of a computer word either containing the address of the operand or containing the information necessary for calculation of the address.	*autoindex	The process of autoincrementing of an address is autoincremented or a
*address selector	The M105 logic module used to decode an address from the processor to select up to four-word or eight-byte external registers.	В	
address map	A table, chart or drawing showing the absolute addresses of all locations in the core memory.	background processing	Automatic execution of lower p programs are not using the syste
algorithm	A prescribed set of well-defined rules or processes for the solution of a problem in a definite sequence.	*bidirectional	Capable of traveling in either dire be transmitted or received.
alphanumeric	Pertaining to a character set that contains any of the 26 letters and 10 numerals.	binary	Pertaining to a number system wit
analog-to-digital converter	A peripheral device that receives an analog signal and transforms it to an equivalent digital value.	binary digit	One of the two states (0 or 1) of bit.
AND gate	A circuit with multiple inputs that provides the desired output only when signals representing assertion are present at all inputs.	binary program	A short utility program which, binary-coded data punched on pag
arithmetic unit	The component of a computer where arithmetic and logical operations are	bit	A shortened form of binary digit;
	performed.	block transfer	Moving a large amount of data in
argument	An independent variable. For example, in looking up a quantity in a table, the number (or numbers) that identifies the location of the desired value.		memory or vice versa.
ASCII	American Standard Code for Information Interchange. A standard code, using a coded character set consisting of eight-bit coded characters, used for data	bootstrap	A technique or device designed to own action. For example, a rout bring the rest of itself into the con
	interchange among data processing communication systems and equipment. The code set includes both graphic and control characters.	*bootstrap loader	A program that is toggled into the special tape format to be loaded in
<u> </u>			

assemble

boundary

To translate from a symbolic program to a binary program by substituting binary operation codes for symbolic operation codes and absolute or relocatable addresses

ranslation from symbolic program to binary program.

ronous device is one which does not require all perating in time coincidence.

1 system that decrements the contents of a selected sed. This mode can step the register to the next lower (decrement by 2).

1 system that increments the contents of a selected . This mode increments by 1 (byte) or 2 (word).

g or autodecrementing the value ( $\pm 1$  or  $\pm 2$ ) by which r autodecremented.

r priority computer programs when higher priority stem resources.

irection. Refers to Unibus lines on which signals can

with a radix of 2.

See "word boundaries."

of the binary number system. Usually referred to as a

ch, when loaded, instructs the computer to read paper tape and store it in core memory.

t; the smallest unit of information.

in one operation. For example: data from a disk into

d to bring itself into a desired state by means of its butine whose first few instructions are sufficient to omputer from an input device.

the computer to allow a small set of programs in a into the PDP-11.

<sup>\*</sup>Although these terms are used in other systems, here their definitions apply solely to the PDP-11.

*branch	A point in a routine where one of two or more choices is made under control of the routine. The PDP-11 has many branch instructions and one unconditional branch instruction.	checksum	A value representing the sum of all bytes the sum of the bytes can be compared entire program has been loaded correctly.
breakpoint	A location at which execution of a program is stopped to allow operator investigation. A debugging routine inserts a breakpoint to control the running of the	clear	To erase the contents of a storage location set register and/or flip-flops in a device to
	program being tested and to return control to the debugging routine after execution of the test program segment.	clock	A device that generates regular periodic sig
buffer	A storage device used to compensate for a difference in rate of data flow or time of event occurrence when transmitting data from one device to another.	coding	To write instructions for a computer usin to an assembler, compiler, etc.
buffer register	See "buffer."	command	A control signal, usually written as a chara direct the action of a system program.
*bus	See "Unibus."	compile	To produce a binary-coded program from
*bus address	The current address on the bus; may be the address of a device, the processor, or a memory location.	compile	language, by selecting appropriate subrout by the instructions or other symbols in the
*bus address register	A processor register that holds the address from the processor for display and then	compiler	A program that produces a binary-coded p
¥1	loads it onto the Unibus at the required time. Any external device, including core memory, that is connected to the Unibus and	complement	The binary opposite of a number, variab and "two's complement."
*bus device	has an assigned device address and/or priority level.	*condition codes	The four least significant bits of the pr
*bus driver	A circuit or module used to pass signals to the Unibus in accordance with the transmission line characteristics of the bus.	condition codes	different results of previous operations. negative, carry, and overflow.
*bus master	The bus device that has control of the Unibus.	conditional branch	A branch that takes place only if a predete
*bus receiver	A circuit or module used to receive signals from the Unibus. These circuits use gates	conditional jump	A jump that occurs only if specified criteri
	with high input impedance and proper logic thresholds to ensure that the received signal is compatible with the rest of the system.	console	An external panel on the computer or per available for manual monitoring and opera
*bus request	A request from a peripheral for control of the bus in order to become bus master and initiate an interrupt or perform a data transfer.	control	A circuit or device used to provide a seque system or subsystem to carry out certain p
*bus slave	The peripheral that is communicating with the bus master.	*control and	A register, used with a peripheral, that con
*bus transceiver	A module containing both bus driver and bus receiver circuits.	status register	with the peripheral.
*bus transmitter	See "bus driver."	controller	See "dedicated controller."
byte	A group of binary digits usually operated upon as a unit; half of a word; in the PDP-11, bytes are eight bits long. See also, "high-order byte" and "low-order byte."	*core memory	A read/write random access memory usin PDP-11 system, core memory refers to the basic system memory.
С		crosstalk	Unwanted insertion of a signal from an adj
call	To transfer control to a specified routine.	crowbar	A large power bus normally used to pass
calling sequence	A specified set of instructions and necessary data required to call a given routine.		condition exists.
carry	In performing binary addition, one bit of information often has to be carried from one digit of the addition to the next most significant digit. This operation is referred to as a "carry."	D	A general term used to denote any or al
*carry bit	Indicates that an operation resulted in a carry from the most significant bit. During subtraction, indicates a borrow from bit 16.	data	connotes basic elements or information v computer.
central processor	See "processor."	data buffer register	A register used with a peripheral to temportation into or out of the processor or other device
channel	A path, along which, signals can be transmitted; for example, data channel or output channel. Also refers to a more general path composed of a number of components, for example, communications channel.	*data paths	That portion of the KA11 processor will occurs. All modifications and routing of d the data paths which consist primarily of
character	A single letter, numeral, or symbol that is used to represent information.		output gating circuits.

tes in a program. When the program is loaded, ad with the checksum to make sure that the y.

tion by replacing the contents with zeros; to the required initial states.

signals for synchronization.

sing symbols meaningful to the computer or

aracter or group of characters, that is used to

rom a program written in source (symbolic) outines from a subroutine library (as directed the source program).

l program from a source (symbolic) program.

iable, or function. See "one's complement"

processor status word. These bits monitor is. The four functions monitored are: zero,

etermined condition has been met.

teria have been met.

peripheral where controls and indicators are erating of the device.

equence of levels and/or pulses which cause a n procedures.

contains information needed to communicate

sing ferrite cores as storage elements. In the the MM11-E memory normally used as the

adjacent channel.

ss excess voltage to ground if an overvoltage

all facts, numbers, letters, and symbols. It a which can be processed or produced by a

nporarily store data that is to be transferred vice.

where normal processing and computation f data within the processor are performed by of the input gating and latches, adder, and

debug	To detect, locate, and remove mistakes from a program or malfunctions from a computer.		because required search time is a greater amounts of data than cor
debugging program	An independent, self-contained service program which allows the programmer to communicate with the object program in order to make modifications, additions, and deletions.	display	A peripheral device used to port of cathode-ray tube system.
decoder	A logic device capable of converting from one numbering system to another (such as	*double-operand	PDP-11 instructions that conta operand, and one field for the de
	an octal-to-decimal decoder) or designed to interrogate certain bits from an input word to supply specific information such as an address or operation code.	double-precision	Pertaining to the use of two com
DECtape	A DEC development of convenient, pocket-size reels of digital magnetic tape;	downtime	The time interval during which a
	sometimes used to indicate the magnetic tape recording peripheral produced by DEC.	driver	See "bus driver." Also refers to a device. For example, a disk driver
*dedicated controller	A processor or computer system, usually with a read-only memory, that is designed and/or used to control only one specific process. For example, a computer designed to continually monitor, evaluate, and change a chemical process.	dump	To copy the contents of all or pa storage medium such as hard cop
*dedicated line	A signal path used for only one purpose.	*dynamic master-slave relationship	Indicates that control of the U peripheral which then becomes r
deferred address	Indirectly addressed. The contents of the location is the address of the operand		to the processor. See "master-slav
	rather than the operand itself.	Ε	
delimiter	A character that separates and organizes elements of data.	edit	To arrange and/or alter informati
*destination major state	A PDP-II major state that retrieves destination data from internal or external storage. All necessary address calculations for obtaining the destination data are performed	editor	A program that allows the user to
major state	at this time.	*effective address	The address actually used in the e
*device	Usually refers to an external device which is synonymous with the term "peripheral."	emulator	A hardware device that permits a on a different type of computer s
*device flag	A bit in either the interface logic or the device itself that is set to indicate a specific	*emulator trap	A PDP-11 instruction that calls an
	condition such as ready or busy.	enable	To set up conditions so that a
*device selection code	Part of an address that is used to specify that a particular device has been selected for use.		opposite of inhibit.
*device-to-device	Transfer of data without supervision of the processor. Data is passed directly from	end-around carry	The action of adding the most significant bit position.
transfer	one device to another through the Unibus.	execute	To carry out a specified instruction
diagnostic	Pertaining to the detection and isolation of a malfunction or mistake; usually used in	*execute major state	A PDP-11 major state during which
1: 14	the form "diagnostic programming."	executive routine	A routine that controls or monito
digit	A character used to represent one of the non-negative integers smaller than the radix. For example, in binary notation (radix 2), a digit is either 1 or 0.	exit	To leave. Specifically, to leave a versa.
digital-to-analog converter	A peripheral device that receives a digital value and transforms it to and equivalent analog signal.	explicit address	See "absolute address."
*direct address	An address that specifies the location of an instruction operand.	*external device	Peripheral. In the PDP-11 system
*direct address mode	Any PDP-11 address mode that is not deferred.	*	exception of the processor.
*direct memory access	Transfer of data into memory without supervision of the processor. Data is passed	*external page	Addresses above 160000 which as addresses.
	directly between the core memory and another device through the Unibus. Transfers are usually accomplished with a non-processor request.	F	
disable	To render inoperative or to prevent from being used. Normally used with reference	fanout	A number indicating the number of
	to hardware as opposed to "inhibit" which normally refers to signals.	fetch	The act of obtaining and decoding
disk	A mass-storage device. Basic unit is a disk on which data is magnetically recorded. Data can be accessed randomly, and access time is faster than with magnetic tape	*fetch major state	A PDP-11 major state during wh decoded, and a determination ma the type of instruction decoded.

- is significantly less. Most disks can store considerably core memories.
- ortray data graphically. Normally refers to some type
- ntain two address fields: one field for the source destination operand; two-address instruction.
- omputer words to represent one number.
- a device or system is inoperative.
- to a software routine designed to interface directly to a iver.
- part of the core memory, usually on to some external opy or paper tape.
- e Unibus may be passed from a master to another es master. It is not necessary to first pass control back slave."
- ation for machine input or output.
- to produce edit symbolic files on line.
- e execution of a computer instruction.
- ts a program written for a specific computer to be run er system.
- s an emulator routine.
- a specific device, circuit, or signal can be used. The
- ost significant bit of a binary number to the least
- ction or to run a program on the computer.
- hich the specified instruction is performed.
- itors execution of other routines.
- a main program in order to enter a subroutine or vice

stem, any device connected to the Unibus with the

- are reserved for device register and processor register
- r of unit loads a specific output signal can drive.
- ing an instruction from the program.
- which the next program instruction is obtained and made as to what major state to enter next, based on

file	A collection of related records treated as a unit.	interface	The hardware needed to allow communicat peripheral.
fixed point	The position of the radix point in a number system is constant according to a predetermined convention.	*interlocked	The interrelation of communication betwee
flag	A character that signals the occurrence of some condition, such as the end of a word.		This relation is such that for each control sig a response before the operation continues.
flip-flop	A basic computer circuit or device capable of assuming one and only one of two stable states.	internal storage	The storage facilities forming an integral pl controlled by the processor.
floating point	A number system in which the position of the radix point is indicated by one part (the exponent) and another part represents the most significant digits (the fraction).	*interrupt	A temporary disruption of normal operatio or peripheral.
flowchart	A graphical representation of the sequence of instructions required to carry out a data processing operation.	*interrupt control	The M782 logic module which contains nec device to gain control of the Unibus and per
foreground processing	The automatic execution of high priority programs that have been designed to preempt the use of the computing facilities.	*interrupt vector	Two locations containing processor status which indicates the starting point of the inte
format	The arrangement of data.	I/O device	See "peripheral" or "external device."
G		J	
*general register H	One of eight 16-bit internal registers in the PDP-11 processor. These are used for temporary storage, as accumulators, as index registers, as stack pointers, and other general-purpose functions.	jump	A departure from the normal sequence of a unconditional jump causes the program to program; a conditional jump causes the pro- preestablished criteria have been met.
hard copy	Information stored on a permanent medium that is readable, such as a printout from a line printer or teletype printer.	L	
hardware	Physical equipment such as mechanical, electrical, or electronic devices.	language	A set of representations, conventions, and ru
head	A component that reads, records, or erases data on a storage device. Often referred	*last in, first out	A storage/retrieval method in which the last
*high-order byte	to as a recording head or magnetic head. The most significant byte in a word; in the PDP-11, indicates the byte occupying bit positions 8 through 15 of a word. The high-order byte is always an odd address.	*latch	A circuit that locks data into the processo maintained even when the input signals ar part of the "data paths."
I *immediate address	An address mode that includes the operand as part of the instruction. The operand is	latency	The time delay involved while waiting for s while waiting for a specified response which
minediate address	the word immediately following the first word in a two- or three-word instruction in the program. This mode is actually the autoincrement mode used in conjunction	leader	The blank section at the beginning of a m (such as the absolute loader) the loader is pu
	with the program counter.	least-significant bit	The rightmost bit in a byte or word.
*index	An address mode that uses data in a general register as a base for address calculations to permit random access to items in tables or stacks of data.	least-significant digit	The rightmost digit of a number.
indirect address	An address in a computer instruction that indicates a location where the address of the referenced operand is to be found. See "deferred."	level	A voltage that remains constant for a long the high.
inhibit	To prevent. Normally used with signals rather than hardware to indicate that the signal is prevented from occurring. Also used with memory. For example, the inhibit signal prevents the core from changing state.	list	Usually refers to related data that occuping PDP-11, the main distinction between a automatically maintained by the processor a
initialize	To set counters, switches, and addresses to zero or other starting values at the beginning of, or at prescribed points in, a computer program.	*literal	Used in programming to indicate that the value used by the computer. Opposite of "symbolic symbols" of the computer of the symbols of the sym
input	The transferring of data from auxiliary or external storage into the internal storage	load	To place data into storage.
-	of the computer.	location	A place in storage or memory where a unit
*instruction register	An internal register in the KA11 processor that stores the instruction fetched from memory so that portions can be decoded as needed during subsequent time states.	loop	A sequence of instructions that is executed exists.

ication between the system Unibus and the

tween the Unibus master and slave devices. I signal from the master, the slave must send es.

l physical part of the computer and directly

ation by a special signal from the computer

necessary logic circuits to allow a peripheral perform a program interrupt.

atus word and the program counter value interrupt routine.

of executing instructions in a program. An m to go to the specified location in the program to go to the new location only if

d rules used to convey information.

ast item stored is the first item retrieved.

essor input gates so that output states are s are removed. The latches are functionally

or specified data to reach a desired point or hich must arrive prior to further processing.

a magnetic or paper tape. In certain cases s punched in a special format.

g time. There are two possible levels: low or

cupies successive storage locations. In the n a list and a stack is that a stack is or and a list is not.

e value in the program is the actual value to ymbolic."

nit of data or an instruction can be stored.

ted repeatedly until a termination condition

*low-order byte	The least-significant byte in a word; in the PDP-11, indicates the byte occupying bit positions 0 through 7. The low-order byte is always an even address.		turn is interrupted by another sul so that as each subroutine is con calling a subroutine from a subrou
М		÷	-
machine language	The actual language used by the computer in performing operations; usually refers to either binary or octal codes; also often used to refer to assembler language coding.	*non-processor	Refers to data transfers betwee without supervision of the proce transfers which are accomplished
machine language programming	Writing a program in binary or octal notation, or converting from a symbolic program to a binary program.	0	-
macro instruction	An instruction in a source language that is equivalent to a specified sequence of assembler instructions.	object program	The binary-coded program which language; the binary program that
main frame	See "processor."	octal	A number system with a radix of number.
*major state	A computer timing cycle. In the PDP-11 system, there are five major states: fetch,	offline	Pertaining to equipment or device
	source, destination, execute, and service. Not all major states are entered for each instruction.	*offset	A two-digit octal number in an i the program counter to indicate
manual input	The entry of data by hand into a device at the time of processing.		normally used only in branch inst
manual operation	The processing of data in a system by direct manual techniques.	one's complement	The binary number obtained by
mask	A pattern of bits that is used to control the retention or elimination of portions of another pattern of bits; a filter.		Used as the first step in comple performed by using addition tech complement which then provides
mass storage device	A bulk storage device, such as a disk.	online	Pertaining to equipment or dev
*master/slave	The relationship between two devices communicating through the Unibus. The		pertains to programs operating dir
memory	controlling device is master, the responding device is the slave. The storage in the system; pertaining to a device in which data can be retrieved. See	operand	That portion of an instruction of upon.
	also "core memory," "read-only memory," and "wordlet memory."	operator	That which indicates the action to
memory address	Usually refers to the address in external core memory which is being used at the time for reading or writing.	OR gate	A circuit with multiple inputs representing assertion is present a
mnemonic symbol	A symbol chosen to assist the human memory; a memory aid. For example, the abbreviation MPY for the word multiply.	origin	The absolute address of the begin data.
most-significant bit	The leftmost bit in a byte or word.	output	Information transferred from the
most-significant digit	The leftmost digit of a number.	output	external storage.
*mounting box	The cabinet used to house the basic KA11 Processor, core memory, and other logic	overflow	Generation of a quantity beyond
	circuits. The operator's console is attached to the front of the box. Other mounting	Р	
N	boxes may be used for additional logic cards or memory and normally have a blank front panel. Sometimes "drawer" is used instead of "mounting box" but the latter is the preferred term.	parity	A method for checking the corr parity bit or PB) is added to nur the sum of all 1's in a number ir
Ν			the sum is odd.
negate	A process of converting the value of a binary function or variable to the equivalent two's complement number.	*passive release	Pertains to the Unibus. Indicates the bus busy signal. See "active re
nested interrupt servicing	An operation by which servicing of an interrupt for a device can be interrupted in order to service a higher priority device. Upon completion, servicing of the lower priority device is automatically resumed. This operation is not limited to two	peripheral	Any unit of equipment, outside of with outside communication, sto or "I/O device."
*necting	devices; therefore, an interrupt can be interrupted by another device which in turn is interrupted. Including a routine or block of data within another routine or block of data. In the	*pointer	A core memory location containing in the PDP-11, pointer often referent stack pointer."
*nesting	PDP-11, more specifically refers to interrupting of a routine by a subroutine that in	*pointer address	See "pointer."

- subroutine, etc. The processor keeps track of the data completed, the next one is continued. Also refers to routine.
- reen any two peripheral devices, including memory, occessor. The two devices use the Unibus during data ed between Unibus cycles.
- hich is the output after translation from the source nat runs on the computer.
- of 8 which is used as a shorthand notation of a binary
- ices not under direct control of the computer.
- n instruction that is multiplied by two and added to te the location of the next instruction. The offset is instructions.
- by complementing all bits of another binary number. blement arithmetic so that binary subtraction can be echniques. The second step is to increment the one's es the two's complement number.
- levices under direct control of the computer; also directly and immediately to user commands.
- n code which is affected, manipulated, or operated
- to be performed on the operand.
- ts that provides the desired output when a signal t at any input.
- ginning of a program or of a unique area of code or
- ne internal storage of a computer to output devices or
- nd the capacity of the arithmetic or storage facility.
- prectness of binary characters. An extra bit (called numbers in systems using parity. If even parity is used, including the parity bit is even; if odd parity is used,
- tes that the bus master releases the bus by dropping release."
- e of the processor or Unibus, that provides the system storage, and/or service. Also called "external device"
- ning the actual (effective) address of the desired data; fers to the register containing the pointer address. See

polling	A centrally controlled method of calling a number of devices to permit them to transmit information; interrogation of peripherals one at a time to determine which	random access	Unordered access, usually used to describe
	peripheral desires service. Not used in the PDP-11 system.	read	To transfer information from an input d internal acquisition of data from core mer
*pop	To remove a word from the top of a pushdown/popup list.	*read-only memory	A random access memory that contains
position independent	See "relocatable."		specific state so that data can be read from or added.
*power fail	Logic circuits that protect an operating program in the event computer primary power fails. The circuits automatically store current operating parameters of the program as well as indicators of a power failure. When power is returned, the processor automatically makes use of this information to continue the program.	real time	Any data manipulation, calculation, or of the monitored task rather than after co system is a real time system as opposed of time after all of the data has been record
predefined process	A named process consisting of one or more operations or program steps that are specified elsewhere in the program.	*receiver	See "bus receiver."
*priority arbitration	A method used by the processor to compare its own priority with priorities from devices requesting the bus in order to determine which device, if any, is granted control of the Unibus.	*recursive	A code or program that permits a subrou itself during operation; a closed subroutin
*priority interrupt	Refers to the four-level priority interrupt system employed by the PDP-11 system.	*reentrant	Pure code which can be interrupted and service may use the interrupt routine. Upo
*priority transfer	The signal sequence by which a device is selected as next bus master. No actual bus		continues from the interrupt point.
	transformer is performed, only selection of the next bus master.	register	A device capable of storing a specified a refers to a flip-flop storage device or core a
procedure *processor	The course of action taken for the solution of a problem or performance of a specified operation, a portion of an algorithm translated into machine code. A unit of a computing system that includes the circuits controlling the	*register mode	A PDP-11 address mode in which the general-purpose registers.
processor	interpretation and execution of instructions. The processor does not include the Unibus, core memory, interface, or peripheral devices. The term "main frame" is	relative address	The number that specifies the difference address. Also, the address formed by the s
	sometimes used but this term refers to all components (processor, memory, power supply) in the basic mounting box.	*relative mode	A PDP-11 address mode that specifies th counter to permit relocatable addresses.
*processor status word	An addressable register in the external page indicating the current priority of the processor and the results of the previous operation as indicated by the condition code bits.	relocate	To move a routine from one portion necessary address references so that the ro
program	The complete sequence of instructions and routines necessary to solve a problem or perform a specified action.		location.
*program counter	A general-purpose register (number 7) that contains the address of the next word to	relocatable	See "relocate."
program counter	be fetched.	remote access	Communication with a computer by one computing facility.
program library	A collection of available computer programs and routines in a specific format.	*reserved instruction	Instructions that have an op code which
propagation delay	The time required to transfer information from the input to the output of an electronic device.		the processor. If any of these instructions
pulse	A voltage that goes from one level to another, remains there for a short time, and then returns to the original level.	response time	The time which elapses between generation response at the device.
pulse width	The length of time a pulse voltage is at the second, or transient level.	restore	To return to its original condition. Normathe the contents of a memory location are do
-	A paper tape containing a pattern of holes used to represent data; a tape used to		after each read cycle. This is accomplished
punched paper tape	feed in or receive information from a computer system.	routine	A set of instructions, arranged in the prop to perform a desired task.
*push	To place a word on the top of a pushdown/popup list.	run	A single, continuous execution of a progra
*pushdown list	A list that is constructed and maintained on a "last in, first out" basis.		r single, continuous execution of a progra
R		S	
radix	The base of a number system; i.e., the quantity of characters that can be used in each digital position of the number system.	scratch pad memory	Any memory used for temporary storage. that hold partial results or operands until n

ibe unordered access to data or a device.

- t device to internal storage; also refers to the nemory or other external memories.
- ins components which permanently assume a from memory but cannot be erased, changed,
- or control operation that is performed during completion. For example, a satellite control ed to a system that analyzes data some period ecorded.
- routine to be called and then, if desired, call tine that calls itself.
- nd started again without error. The interrupt Upon completion of the interrupt, the routine
- d amount of data, such as one word; usually re memory location.
- ne operand is contained in one of the eight
- ce between the absolute address and the base e sum of the base and the displacement.
- the operand address relative to the program es. This mode is a combination of the index gram counter.
- n of storage to another and to adjust the eroutine can be correctly executed at its new
- ne or more stations that are distant from the
- ich has no defined function in systems using ons are used, a trap occurs.
- tion of an inquiry at a device and receipt of a
- mally refers to a memory restore cycle. Since e destroyed when read, they must be restored ned automatically.
- oper sequence, needed to cause the computer

gram.

ge. Usually refers to internal storage registers l needed to complete a calculation.

*service	In the PDP-11, refers to a major state during which extra operations are performed; in general, refers to servicing an external device that desires to communicate with the computer.	switch register	An 18-bit register composed of ma either addresses or data into the PD of the processor console.
service routine	A program used for general support of the user. For example, I/O routines, diagnostics, and other utility routines.	symbolic address	A set of characters used to specify a
shift register	A register in which all information stored in the register is shifted one bit position to the right or left according to a specified instruction or action.	symbolic coding	Writing instructions using mnemon (binary) notation.
sign bit	When using complementary arithmetic, the bit directly to the left of the number indicates the sign (+ or -) of the number. A 1 indicates negative numbers, an 0	symbolic language programming	Writing program instructions in a programs into binary code by makin
*single-operand	indicates positive numbers. PDP-11 instructions that contain only one address field, that of the destination	symbolic program	A service program that translates s The programmer writes the symbol: to him and the symbolic program the
software	operand. The collection of programs, procedures, rules, and related documentation associated with operation of a specific computer. For example, compilers, editors, utility programs, and related documentation and run procedures.	synchronize	meaningful to the computer. To ensure that a level or pulse is pr time.
*source address	The address of the first operand in a two-address instruction (double-operand	synchronous	All changes occurring simultaneously
	instruction).	*system unit	A mounting unit composed of three modules. System units are the basic l
source language	A symbolic language that is an input to a given translation process.	Т	
*source major state	A PDP-11 major state that retrieves source data from internal or external storage. All necessary address calculations for obtaining the source data are performed at this time.	*T bit	A bit in the processor status word u cleared under program control. If s the instruction.
*stack	A dynamic, sequential list of data with special provision for access from one end. Storage and retrieval from stacks is called "pushing" and "popping" respectively. In the PDP-11, the stack is automatically maintained by the hardware.	table	A collection of data in which each it to the other items, or by some other
*stack overflow	A condition that indicates a push onto the processor stack below absolute address 400.	tag	One or more characters attached identification.
*stack pointer	The element used to indicate the top item on a stack. In the PDP-11, general register	terminal	A device in a system through which a
	6 serves as a stack pointer. The contents of this register is the address of the first (bottom) word on the hardware stack.	*time out	A specified amount of time (10 mic from a referenced address. If there is
statement	A meaningful expression or generalized instruction in a source language.		occurs. Time-out errors are caused, memory or nonexistent peripherals of
*status register	A 16-bit register in which the high-order byte is unused and the low-order byte stores the processor status word; a register storing the external device status word.	time sharing	A method of allocating processor til
*status word	See "processor status word."		users so that the computer, in a simultaneously.
step	One operation in a routine.	toggle	To use console switches for enteri
store	To enter data into a device where it can be held and can be retrieved.		memory; to cause alternation of state
string	A connected sequence of entities such as characters in a command string.	track address	The part of a mass storage device w
subroutine	A small routine, usually performing only one task, that is called frequently from various points of the main routine.	trailer	Identical to "leader" except it is at the
subroutine, closed	A subroutine not stored in the main part of a program. Such a subroutine is entered	*transceiver	See "bus transceiver."
subroutille, closed	by a jump or branch operation, and provision is made at the end of the subroutine	translate	To convert from one language to ano
subroutine, open	to return control to the calling program. A subroutine that must be inserted into a program at each place it is to be used.	*trap	An unprogrammed jump to a known hardware if certain predetermined errors, etc.
		turnkey	A computer console containing only be turned on or off only with a key

- manually operated switches that are used to load PDP-11 system. The switch register is on the front
- y a memory location within a program.
- nonic notation instead of actual machine language
- n a language which facilitates the translation of king use of mnemonic conventions.
- es symbolic programs into binary-coded programs. bolic program using symbols which are meaningful m translates the symbols into binary code which is
- s presented to a system or component at the correct
- usly or in a definite, timed sequence.
- three 8-slot connector blocks used to mount logic sic building blocks of the PDP-11 system.
- rd used in program debugging. This bit can be set or If set, a processor trap occurs upon completion of
- ch item is uniquely identified by its position relative her means.
- hed to an item or record for the purpose of
- ch data can either enter or leave.
- microseconds) that the system waits for a response ere is no response within the specified time, an error ed, in general, by attempts to reference nonexistent als or words at odd addresses.
- r time and other computer services among multiple in appearance, processes a number of programs
- tering data into the computer internal storage or states as in toggling a flip-flop.
- e which is the beginning of a specific block of data.
- at the end, rather than the beginning of a tape.
- another.
- known location, automatically activated by the ed conditions occur, such as illegal instructions,
- A computer console containing only one control, usually a power switch, that can be turned on or off only with a key.

*Unibus	The single, high-speed bus structure shared by the KA11 Processor, core memory, and all peripherals.
*unidirectional	Capable of traveling in only one direction. Refers to the Unibus control transfer lines that carry signals to select the next bus master.
unit load	All inputs impose a load on the outputs driving them. A TTL unit load requires $1.6$ ma at ground and $+40$ ua at $+3$ volts. The load imposed upon an output by an input can be defined as a number of unit loads.
v	
*vector	Two words, containing the value of the program counter and processor status word, respectively, that direct the processor to a new routine.
*vector address	The address of the location containing the vector words.
W	
*wait loop	A condition caused by the program WAIT instruction to allow the processor to wait for an interrupt. When the processor is in a wait loop, it does not compete for bus control by fetching instructions or operands from memory.
*word	A 16-bit unit of data in the PDP-11 that is stored in two successive locations. The word address is always an even address.
*word boundary	The division between even numbered addresses. Since each word occupies two storage locations, words can be addressed only on even boundaries; bytes can be addressed on either even or odd boundaries.
word count	The number of words in the block of data to be transferred.
word length	The number of bits in a word.
*wordlet memory	A small read/write memory used with the read-only memory. The wordlet memory (MW11-A) is used primarily for temporary data and instruction storage.
write	To transfer information from internal storage to an output device or external storage.

U

..

.

## APPENDIX G PDP-11 STANDARD ABBREVIATIONS

	List 1 Albumisticus	BSP	haa
	List 1 – Abbreviations	BSR	bac
ABS	absolute	DSK	bus bac
A/D	analog-to-digital	BSY	bus
ADC	add carry	BVC	bra
ADRS	address	BVS	bra
ASCII	American Standard Code for Information Interchange	CBR	con
ASL	airthmetic shift left	CLC	clea
ASR	arithmetic shift right	CLK	clo
	automatic send/receive	CLN	clea
В	byte	CLR	clea
BAR	bus address register	CLV	clea
BBSY	bus busy	CLZ	clea
BCC	branch if carry clear	СМР	con
BCS	branch if carry set	CNPR	con
BEQ	branch if equal	CNTL	con
BG	bus grant	COM	con
BGE	branch if greater or equal	COND	con
BGT	branch if greater than	CONS	con
BHI	branch if higher	CONT	con
BHIS	branch if higher or same		con
BIC	bit clear	СР	cen
BIS	bit set	CSR	con
BIT	bit test	D	dat
BLE	branch if less or equal	D/A	digi
BLOS	branch if lower or same	DAR	dev
BLT	branch if less than	DATI	data
BMI	branch if minus	DATIP	dat
BNE	branch if not equal	DATO	dat
BPL	branch if plus	DATOB	dat
BR	branch, bus request	DBR	data
BRD	bus register data	DCDR	dec

back space bus shift register back space record

ousy

ranch if overflow clear

ranch if overflow set

console bus request

lear carry

lock

lear negative

lear

lear overflow

lear zero

compare

console non-processor request

ontrol

omplement

ondition

onsole

ontents

ontinue

entral processor

control and status register

lata

ligital-to-analog

levice address register

lata in

lata in, pause

lata out

ata out, byte

ata buffer register

ecoder

### List 1 – Abbreviations (Cont)

### List 1 – Abbreviations (Cont)

DE	destination effective address	IR	instruction register
DEC	decrement	IRD	instruction register decoder
	Digital Equipment Corporation	ISR	instruction shift register
DEL	delay	JMP	jump
DEP	deposit	JSR	jump to subroutine
DEPF	deposit flag		
DIV	divide	LIFO	last in, first out
DMA	direct memory access	LKS	line time clock status register
DSEL	device select	LOC	location
DST	destination	LP	line printer
DSX	display, X-deflection register	LSB	least-significant bit
EAE	extended arithmetic element	LSBY	least-significant byte
EMT	emulator trap	LSD	least-significant digit
ENB	enable	LTC	line time clock
EOF	end-of-file	МА	memory address
EOM	end-of-medium	MAR	memory address register
ERR	error	MBR	memory buffer register
EX	external	MEM	memory
EXAM	examine	ML	memory location
EXAMF	examine flag	MOV	move
EXEC	execute	MSB	most-significant bit
EXR	external reset	MSBY	most-significant byte
Б	flat (nort of size al norma)	MSD	most-significant digit
F	flat (part of signal name)	MSEL	memory select
FCTN	function	MSYN	master sync
FILO	first in, last out		- 
FLG	flag	ND	negative driver
GEN	generator	NEG	negative
IDIVR	integer divide routine	NOR	normalize
INC	increment	NPG	non-processor grant
inte	increase	NPR	non-processor request
INCF	increment flag	NPRF	non-processor request flag
IND	indicator	NS	negative switch
INH	inhibit	ODT	octal debugging technique
INIT	initialize	OP	operate
INST	instruction		operation
INTR	interrupt	OPR	operator operand
INTR	-		-
	interrupt flag	PA	parity available
I/O IOT	input/output	PAL	program assembly language
IOT	input/output trap	PB	parity bit
IOX	input/output executive routine	PC	program counter

#### List 1 – Abbreviations (Cont)

PD	positive driver	SP	sta spa
PDP	programmed data processor	SR	spa
PERIF	peripheral	SRC	sou
PGM	program	SSYN	slav
PP	paper tape punch	ST	sta
PPB	paper tape punch buffer register	ST	set
PPS	paper tape punch status register	STR	str
PR	paper tape reader	SUB	sut
PRB	paper tape reader buffer register	SUB	ser
PROC	processor	SWAB	
PRS	paper tape reader status register		SWa
PS	processor status positive switch	ТА	traj tra
PTR	priority transfer	TEMP	ten
PTS	paper tape software system	TDR	tim
PUN	punch	ТК	tele
RD	read	TKB	tele
RDR	reader	TKS	tele
REG		TP	tele
REG	register release	ТРВ	tele
RES		TPS	tel
ROL	reset rotate left	TRT	tra
ROL		TSC	tin
ROM	read-only memory	TSS	tin
	rotate right	TST	tes
R/S	rotate/shift	UTR	1100
RTI	return from interrupt		use
RTS	return from subroutine	VEC	vec
R/W	read/write	WC	wo
R/WSR	read/write shift register	WCR	wo
S	single	VDD	
SACK	selection acknowledge	XDR	X-1
SBC	subtract carry	XRCG	X-1
SC	single cycle	XWCG	X-l
SE	source effective address	YDR	Y-l
SEC	set carry	YRCG	Y-l
SEL	select	YWCG	Y-l
SEN	set negative		
SEV	set overflow		
SEX	sign extend		
SEZ	set zero		
SI	single instruction		

#### List 1 – Abbreviations (Cont)

- tack pointer pare
- switch register
- ource
- slave sync
- start
- set trap marker
- trobe
- subtract
- service
- swap byte
- trap address track address
- temporary
- iming, driver
- teletype keyboard
- teletype keyboard buffer register
- teletype keyboard status register
- teletype printer
- teletype printer buffer
- teletype printer status register
- trace trap
- timing state control
- timing, selection switch
- est
- user trap
- vector
- word count
- word count register
- K-line driver
- K-line read control group
- K-line write control group
- /-line driver
- Y-line read control group
- Ine write control group

### List 2 – Definitions

absolute	ABS
add carry	ADC
address	ADRS
American Standard Code for Information Interchange	ASCII
analog-to-digital	A/D
arithmetic shift left	ASL
arithmetic shift right	ASR
automatic send/receive	ASR
back space	BSP
back space record	BSR
bit clear	BIC
bit set	BIS
bit test	BIT
branch	BR
branch if carry clear	BCC
branch if carry set	BCS
branch if equal	BEQ
branch if greater or equal	BGE
branch if greater than	BGT
branch if higher	BHI
branch if higher than or same	BHIS
branch if less or equal	BLE
branch if less than	BLT
branch if lower or same	BLOS
branch if minus	BMI
branch if not equal	BNE
branch if overflow clear	BVC
branch if overflow set	BVS
branch if plus	BPL
bus address register	BAR
bus busy	BBSY
bus grant	BG
bus register data	BRD
bus request	BR
bus shift register	BSR
busy	BSY
byte	В
central processor	СР
clear	CLR
clear carry	CLC
clear negative	CLN

### List 2 – Definitions (Cont)

clear overflow	CLV
clear zero	CLZ
clock	CLK
compare	CMP
complement	COM
condition	COND
console	CONS
console bus request	CBR
console non-processor request	CNPR
contents	CONT
continue	CONT
control	CNTL
control and status register	CSR
data	D
data buffer register	DBR
data in	DATI
data in, pause	DATIP
dato out	DATO
data out, byte	DATOB
decoder	DCDR
decrement	DEC
delay	DEL
deposit	DEP
deposit flag	DEPF
destination	DST
destination effective address	DE
device address register	DAR
device select	DSEL
Digital Equipment Corporation	DEC
digital-to-analog	D/A
direct memory access	DMA
display X-deflection register	DSX
divide	DIV
emulator trap	EMT
enable	ENB
end-of-file	EOF
end-of-medium	EOM
error	ERR
examine	EXAM
examine flag	EXAMF
execute	EXEC

#### List 2 – Definitions (Cont)

extended arithmetic element	EAE
external	EX
external reset	EXR
first in, last out	FILO
flag (when used alone)	FLG
flag (when used with signal name)	F
function	FCTN
generator	GEN
increase	INC
increment	INC
increment flag	INCF
indicator	IND
inhibit	INH
initialize	INIT
input/output	I/O
input/output executive routine	IOX
input/output trap	IOT
instruction	INST
instruction register	IR
instruction register decoder	IRD
instruction shift register	ISR
integer divide routine	IDIVF
interrupt	INTR
interrupt flag	INTR
jump	JMP
jump to subroutine	JSR
last in, first out	LIFO
least-significant bit	LSB
least-significant byte	LSBY
least-significant digit	LSD
line printer	LP
line time clock	LTC
line time clock status register	LKS
location	LOC
master sync	MSYN
memory	MEM
memory address	MA
memory address reigster	MAR
memory buffer register	MBR

List 2 Definitions (cont)	
memory location	ML
memory select	MSEL
most-significant bit	MSB
most-significant byte	MSBY
most-significant digit	MSD
move	MOV
negate	NEG
negative driver	ND
negative switch	NS
non-processor grant	NPG
non-processor request	NPR
non-processor request flag	NPRF
normalize	NOR
octal debugging technique	ODT
operand	OPR
operate	OP
operation	OP
operator	OPR
-	
paper tape punch	PP
paper tape punch buffer register	PPB
paper tape punch status register	PPS
paper tape reader	PR
paper tape reader buffer register	PRB
paper tape reader status register	PRS
paper tape software system	PTS
parity available	PA
parity bit	PB
peripheral	PERIF
positive driver	PD
positive switch	PS
priority transfer	PTR
processor	PROC
processor status	PS
program	PGM
program assembly language	PAL
program counter	PC
programmed data processor	PDP
punch	PUN
read	RD
reader	RDR

#### List 2 – Definitions (Cont)

### List 2 – Definitions (Cont)

read-only memory	ROM
read/write	R/W
read/write shift register	R/WSR
register	REG
release	REL
reset	RES
return from interrupt	RTI
return from subroutine	RTS
rotate left	ROL
rotate right	ROR
rotate/shift	R/S
selection acknowledge	SACK
select	SEL
service	SVC
set carry	SEC
set negative	SEN
set overflow	SEV
set trap marker	STPM
set zero	SEZ
sign extend	SEX
single	S
single cycle	SC
single instruction	SI
slave sync	SSYN
source	SRC
source effective address	SE
spare	SP
stack pointer	SP
start	ST
strobe	STR

List 2 – Definitions (Cont)	
subtract	SUB
subtract carry	SBC
swap byte	SWA
switch register	SR
teleprinter status register	TPS
teletype keyboard	TK
teletype keyboard buffer register	TKE
teletype keyboard status register	TKS
teletype printer	TP
teletype printer buffer	TPB
temporary	TEM
test	TST
timing, driver	TDF
timing, selection switch	TSS
timing state control	TSC
trace trap	TRT
track address	TA
trap address	TA
user trap	UTF
vector	VEC
word count	WC
word count register	WCI
X-line driver	XDI
X-line read control group	XRG
X-line write control group	XWO
Y-line driver	YDI
Y-line read control group	YRC
Y-line write control group	YWO

JB BC VAB S KB ζS PB EMP Т DR S C RΤ ۲R EC CR DR RCG WCG DR

RCG

WCG

	List 3 – ASCII CODE	Lis
ACK	acknowledge	FF
ATL	alternate (mode)	FS
BEL	bell	GS
BS	back space	LF
CAN	cancel	NAK
CR	carriage return	NUL
DC1	device control 1	RS
DC2	device control 2	
DC3	device control 3	SI
DC4	device control 4	SO
DLE	data link escape	SOH
EM	end-of-medium	STX
ENQ	enquiry	SUB
EOT	end-of-transmission	SYN
ESC		TAB
	escape	TIC
ETB	end-of-transmission block	US
ETX	end-of-test	VT

### List 3 – ASCII CODE (Cont)

form feed

file separator

group separator

line feed

negative acknowledge

null

record separator

shift in

shift out

start of header

start of text

substitute

synchronous idle

tab

unit separator

vertical tab

### **READER'S COMMENTS**

	continuous effort to improve the quality and usefulness of its d user feedback – your critical evaluation of this manual.
Please comment on this manual's completer	ness, accuracy, organization, usability, and readability.
Did you find errors in this manual?	
	······································
How can this manual be improved?	
—	med of current DEC software and publications. Thus, the fol- are available upon request. Please check the appropriate boxes red.
<b>Software Manual Update</b> , a quarterly of	collection of revisions to current software manuals.
User's Bookshelf, a bibliography of cu	
Program Library Price List, a list of cu	rrently available software programs and manuals.
Please describe your position.	
Name	Organization
	Department
City State	Zip or Country

#### PDP-11 CONVENTIONS MANUAL DEC-11-HR6A-D

- Fold Here - - - - -

BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

Postage will be paid by:



Digital Equipment Corporation Technical Documentation Department 146 Main Street (A & M Building) Maynard, Massachusetts 01754

PERMIT NO. 33 MAYNARD, MASS. 

FIRST CLASS

....